Impact of Line and Via Resistance on Device Performance at the 5nm Gate All Around Node and Beyond