Experimental Characterization and Application of Circuit Architecture Level Single Event Transient Mitigation

In this work experimental characterization of process single event transient (SET) performance as a function of circuit node capacitance and drive strength is described. A test structure fabricated on a 130 nm bulk CMOS process is described. Experimental results from ion beam measurements on the structure are also presented. The results can be used early in the design cycle to limit reliability impact due to SETs. An SRAM design example demonstrates how measured SET data can be used to trade off dynamic power dissipation for improved soft error performance without increasing circuit area.

[1]  Tryggve Fossum,et al.  Cache scrubbing in microprocessors: myth or necessity? , 2004, 10th IEEE Pacific Rim International Symposium on Dependable Computing, 2004. Proceedings..

[2]  Cristian Constantinescu,et al.  Trends and Challenges in VLSI Circuit Reliability , 2003, IEEE Micro.

[3]  P. Eaton,et al.  Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[4]  Quming Zhou,et al.  Transistor sizing for radiation hardening , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[5]  Kiyoo Itoh,et al.  Vlsi Memory Chip Design , 2006 .

[6]  Lawrence Clark,et al.  Delay and Area Efficient First-level Cache Soft Error Detection and Correction , 2006, 2006 International Conference on Computer Design.

[7]  K. Avery,et al.  Heavy ion-induced digital single-event transients in deep submicron Processes , 2004, IEEE Transactions on Nuclear Science.

[8]  P. S. Winokur,et al.  Three-dimensional simulation of charge collection and multiple-bit upset in Si devices , 1994 .

[9]  W. R. Eisenstadt,et al.  CMOS VLSI single event transient characterization , 1989 .

[10]  L. McMurchie,et al.  SEE-Hardened-by-Design Area-Efficient SRAMs , 2005, 2005 IEEE Aerospace Conference.

[11]  Lawrence T. Clark,et al.  An embedded 32-b microprocessor core for low-power and high-performance applications , 2001 .

[12]  T. May,et al.  Alpha-particle-induced soft errors in dynamic memories , 1979, IEEE Transactions on Electron Devices.

[13]  R.D. Schrimpf,et al.  Single event transient pulse widths in digital microcircuits , 2004, IEEE Transactions on Nuclear Science.

[14]  S. Vangal,et al.  Selective node engineering for chip-level soft error rate improvement [in CMOS] , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[15]  E. Cannon,et al.  SRAM SER in 90, 130 and 180 nm bulk and SOI technologies , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[16]  P. Hazucha,et al.  Impact of CMOS technology scaling on the atmospheric neutron soft error rate , 2000 .

[17]  Chin-Long Chen,et al.  Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the-Art Review , 1984, IBM J. Res. Dev..

[18]  M. Y. Hsiao,et al.  A class of optimal minimum odd-weight-column SEC-DED codes , 1970 .