A dual-gate TSMC 0.18 mum gate-length n-MOS has been measured and characterized. The modified dual-gate large-signal model consists of two intrinsic, single-gate conventional BSIM3v3 nonlinear models and the passive network is proposed representing the device parasitic effects. This large-signal rf model includes the required passive components to fit the device dc and rf characteristics. The extrinsic elements of capacitance and inductance are calculated from the three-port S-parameters. Good agreement has been obtained between the simulation results of the equivalent circuit model and the measured data up to 15 GHz. In order to verify this modified model, a 2.4 GHz dual-gate low noise amplifier was designed based on this modified model. The LNA measurement results are consistent with the simulations, which demonstrate that the cascode-type dual-gate CMOS model can be applied for microwave circuit design
[1]
Pietro Andreani,et al.
Noise optimization of an inductively degenerated CMOS low noise amplifier
,
2001
.
[2]
J.J. Pan.
Active Microwave Power Combiner/Divider Using a Dual-Gate MESFET
,
1981,
1981 IEEE MTT-S International Microwave Symposium Digest.
[3]
R. Fujimoto,et al.
A 7-GHz 1.8dB NF CMOS low noise amplifier
,
2002,
Proceedings of the 27th European Solid-State Circuits Conference.
[4]
M. Schoon,et al.
A novel, bias-dependent, small-signal model of the dual-gate MESFET
,
1994
.
[5]
S. H. Jen,et al.
Accurate modeling and parameter extraction for MOS transistors valid up to 10 GHz
,
1999
.
[6]
Chin-Wei Kuo,et al.
Scaleable large-signal model of 0.18 μm CMOS process for rf power predictions
,
2003
.