Metastable Behavior in Digital Systems

Fault-free digital circuits may malfunction when asynchronous inputs have critical timing combinations that result in metastable operation. This mode of failure is often overlooked in digital system design and reliability analysis. Here, we survey developments in the study of metastable behavior and identify their relevance to digital system design and reliability, and we describe and evaluate a number of techniques for reducing the probability of metastable failure.

[1]  Charles E. Molnar,et al.  Anomalous Behavior of Synchronizer and Arbiter Circuits , 1973, IEEE Transactions on Computers.

[2]  Miroslav Pechoucek,et al.  Anomalous Response Times of Input Synchronizers , 1976, IEEE Transactions on Computers.

[3]  Stephen H. Unger.  Asynchronous Sequential Switching Circuits with Unrestricted Input Changes , 1971, IEEE Trans. Computers.

[4]  Hendrikus J. M. Veendrick,et al.  The behaviour of flip-flops used as synchronizers and prediction of their failure rate , 1980 .

[5]  Thomas J. Chaney,et al.  Measured Flip-Flop Responses to Marginal Triggering , 1983, IEEE Transactions on Computers.

[6]  Leonard R. Marino,et al.  General theory of metastable operation , 1981, IEEE Transactions on Computers.

[7]  Thomas J. Chaney.  Comments on "A Note on Synchronizer or Interlock Maloperation" , 1979, IEEE Trans. Computers.

[8]  Antonio Cantoni,et al.  On the Unavoidability of Metastable Behavior in Digital Systems , 1987, IEEE Transactions on Computers.

[9]  Donald F. Wann,et al.  Theoretical and Experimental Behavior of Synchronizers Operating in the Metastable Region , 1975, IEEE Transactions on Computers.

[10]  Jerome R. Cox,et al.  Clocks and the performance of synchronisers , 1983 .

[11]  F. Rosenberger,et al.  Flip-flop resolving time test circuit , 1982 .

[12]  Werner Wiesbeck,et al.  A New J-K Flip-Flop for Synchronizers , 1977, IEEE Transactions on Computers.

[13]  Ivor Catt,et al.  Time Loss Through Gating of Asynchronous Logic Signal Pulses , 1966, IEEE Trans. Electron. Comput..

[14]  Antonio Cantoni,et al.  Can Redundancy and Masking Improve the Performance of Synchronizers? , 1986, IEEE Transactions on Computers.

[15]  John F. Wakerly,et al.  Transient Failures in Triple Modular Redundancy Systems with Sequential Modules , 1975, IEEE Transactions on Computers.

[16]  Leonard R. Marino,et al.  The Effect of Asynchronous Inputs on Sequential Network Reliability , 1977, IEEE Transactions on Computers.