A 10Gb/s Equalizer with Decision Feedback for High Speed Serial Links

A 10 Gb/s equalizer using both feedforward and decision-feedback equalization is designed for high speed serial-links. The chip is implemented in a standard 0.25 mum SiGe BiCMOS technology with 50 GHz peak ft, and packaged in a commercial LLP package. Using a 4-stage feedforward and 2-tap post-cursor cancellation, this equalizer achieves a total peak-to-peak jitter of 27 ps and 33 ps for 10" and 20" of copper traces on FR4, respectively. The transmitter uses NRZ signaling with no pre-emphasis.

[1]  W.W. Walker,et al.  A 10 Gb/s receiver with equalizer and on-chip ISI monitor in 0.11 /spl mu/m CMOS , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[2]  Lin Wu,et al.  A 6.25Gb/s binary adaptive DFE with first post-cursor tap cancellation for serial backplane communications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[3]  Hirotaka Tamura,et al.  A 10Gb/s receiver with equalizer and on-chip ISI monitor in 0.11μm CMOS , 2004, VLSIC 2004.

[4]  A. Varzaghani,et al.  A 6GS/s, 4-bit receiver analog-to-digital converter with embedded DFE , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..