A Distortion Compensating Flash Analog-to-Digital Conversion Technique
暂无分享,去创建一个
[1] S. Tsukamoto,et al. A CMOS 6b 400 M sample/s ADC with error correction , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).
[2] Robert H. Walden,et al. Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..
[3] Christopher W. Mangelsdorf. A 400-MHz input flash converter with error correction , 1990 .
[4] Xicheng Jiang,et al. A 2 GS/s 6 b ADC in 0.18 /spl mu/m CMOS , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[5] Y. Tamba,et al. A CMOS 6 b 500 MSample/s ADC for a hard disk drive read channel , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).
[6] Shanthi Pavan,et al. A Dual-Mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D Converter in a 0.25- m Digital CMOS Process , 2000 .
[7] C.M. Melas,et al. Adaptive equalization in magnetic-disk storage channels , 1990, IEEE Communications Magazine.
[8] I. Mehr,et al. A 500 msample/s 6–bit Nyquist rate ADC for disk drive read channel applications , 1999, Proceedings of the 24th European Solid-State Circuits Conference.
[9] A. Matsuzawa,et al. A 6 b 800 MSample/s CMOS A/D converter , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[10] M. Wolfe,et al. A dual-mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D converter in a 0.25-/spl mu/m digital CMOS process , 2000, IEEE Journal of Solid-State Circuits.
[11] Asad A. Abidi,et al. A 6 b 1.3 GSample/s A/D converter in 0.35 μm CMOS , 2001 .
[12] A. Abidi,et al. A 6 b 1.3 GSample/s A/D converter in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[13] Michiel Steyaert,et al. Speed-power-accuracy tradeoff in high-speed CMOS ADCs , 2002 .
[14] Shanthi Pavan,et al. A 165 MS/s 8-bit CMOS A/D converter with background offset cancellation , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).