A low-power video 10-bit CMOS D/A converter using modified look-ahead circuit

This paper describes a 10 bit 50 MSample/s CMOS D/A converter fabricated in a 1 /spl mu/m single-poly double-metal CMOS process. About 30% power could be saved in video application by using a modified look-ahead circuit. The INL is less than 0.46 LSB, and the DNL is less than 0.03 LSB in the power-save mode. The settling time to 0.1% is less than 20 ns. At 50 MS/s the SFDR is 60 dB. This D/A converter has a single power supply of 5 V, and at 50 MS/s when the input is all zero dissipates 20 mW and all one dissipates 250 mW. The core chip size is 1.4 mm/spl times/2.8 mm.

[1]  C.-H. Lin,et al.  A 10 b 250 M sample/s CMOS DAC in 1 mm/sup 2/ , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[2]  Masao Nakaya,et al.  An 80-MHz 8-bit CMOS D/A converter , 1986 .

[3]  A. Maeda,et al.  A 10-bit 70 MS/s CMOS D/A converter , 1991, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[4]  Timothy J. Cummins,et al.  A PAL/NTSC digital video encoder on 0.6-/spl mu/m CMOS with 66 dB typical SNR, 0.4% differential gain, and 0.2/spl deg/ differential phase , 1997 .

[5]  Chung-Yu Wu,et al.  A low glitch 10-bit 75-MHz CMOS video D/A converter , 1995 .

[6]  M. Steyaert,et al.  A 12 b accuracy 300 Msample/s update rate CMOS DAC , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).