A Range-Extended and Area-Efficient Time-to-Digital Converter Utilizing Ring-Tapped Delay Line

[1]  J. Kostamovaara,et al.  A low-power CMOS time-to-digital converter , 1995 .

[2]  Chun-Chi Chen,et al.  A time-to-digital-converter-based CMOS smart temperature sensor , 2005 .

[3]  A. Marchioro,et al.  A flexible multi-channel high-resolution time-to-digital converter ASIC , 2000, 2000 IEEE Nuclear Science Symposium. Conference Record (Cat. No.00CH37149).

[4]  Timo Rahkonen,et al.  The use of stabilized CMOS delay lines for the digitization of short time intervals , 1993 .

[5]  Kuo-Hsing Cheng,et al.  A 2.5-GHz Built-in Jitter Measurement System in a Serial-Link Transceiver , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Chun-Chi Chen,et al.  A precise cyclic CMOS time-to-digital converter with low thermal sensitivity , 2004, IEEE Symposium Conference Record Nuclear Science 2004..

[7]  A. Mantyniemi,et al.  An integrated 9-channel time digitizer with 30 ps resolution , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[8]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[9]  Shubin Liu,et al.  A fully fledged TDC implemented in field-programmable-gate-arrays , 2009, 2009 16th IEEE-NPSS Real Time Conference.

[10]  Jian Song,et al.  A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays , 2006, IEEE Transactions on Nuclear Science.

[11]  M.Z. Straayer,et al.  A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.

[12]  B.M. Helal,et al.  A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance , 2008, IEEE Journal of Solid-State Circuits.

[13]  Chauchin Su,et al.  BIST for Measuring Clock Jitter of Charge-Pump Phase-Locked Loops , 2008, IEEE Transactions on Instrumentation and Measurement.

[14]  David Blaauw,et al.  Timing yield enhancement through soft edge flip-flop based design , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[15]  Timo Rahkonen,et al.  A CMOS Time-to-Digital Converter (TDC) Based On a Cyclic Time Domain Successive Approximation Interpolation Method , 2009, IEEE Journal of Solid-State Circuits.

[16]  A.A. Abidi,et al.  A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse–Fine Time-to-Digital Converter With Subpicosecond Resolution , 2009, IEEE Journal of Solid-State Circuits.

[17]  Majid Ahmadi,et al.  An All-Digital Self-Calibration Method for a Vernier-Based Time-to-Digital Converter , 2010, IEEE Transactions on Instrumentation and Measurement.

[18]  Gordon Russell,et al.  Built-in time measurement circuits - a comparative design study , 2007, IET Comput. Digit. Tech..

[19]  Shen-Iuan Liu,et al.  A 1.5 GHz All-Digital Spread-Spectrum Clock Generator , 2009, IEEE Journal of Solid-State Circuits.

[20]  Jing Li,et al.  Self-refereed on-chip jitter measurement circuit using Vernier oscillators , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).

[21]  André Ivanov,et al.  Embedded timing analysis: a soc infrastructure , 2002, IEEE Design & Test of Computers.

[22]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[23]  B.M. Helal,et al.  A Low Jitter 1.6 GHz Multiplying DLL Utilizing a Scrambling Time-to-Digital Converter and Digital Correlation , 2007, 2007 IEEE Symposium on VLSI Circuits.

[24]  A. Abidi,et al.  A 9b, 1.25ps Resolution Coarse-Fine Time-to-Digital Converter in 90nm CMOS that Amplifies a Time Residue , 2007, 2007 IEEE Symposium on VLSI Circuits.

[25]  SeongHwan Cho,et al.  A 7b, 3.75ps resolution two-step time-to-digital converter in 65nm CMOS using pulse-train time amplifier , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[26]  J. Kostamovaara,et al.  A CMOS time-to-digital converter with better than 10 ps single-shot precision , 2006, IEEE Journal of Solid-State Circuits.

[27]  Gordon W. Roberts,et al.  A synthesizable, fast and high-resolution timing measurement device using a component-invariant vernier delay line , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[28]  Majid Ahmadi,et al.  A Delay Generation Technique for Narrow Time Interval Measurement , 2009, IEEE Transactions on Instrumentation and Measurement.

[29]  M. Perrott,et al.  An efficient high-resolution 11-bit noise-shaping multipath gated ring oscillator TDC , 2008, 2008 IEEE Symposium on VLSI Circuits.