Cache coherency controller verification IP using SystemVerilog Assertions (SVA) and Universal Verification Methodologies (UVM)

Shared memory resources are inevitable components in modern SOC architecture due to Multi-core Architectures resulting ease synchronization with enhanced speed and reliability. Again architectural verification are challenging for these protocols for coherency systems. Hence this project work has come out with complete verification environment for such a complex MESI coherency protocol based on model checking and assumes guarantee verification methods developed through compositional approach of SystemVerilog Assertions (SVA) with functional verification using Universal Verification Methodologies (UVM) packages to substantially ameliorate the difficulties for design accuracy.

[1]  Jiangfang Yi,et al.  VFCC: A verification framework of cache coherence using parallel simulation , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).

[2]  Srinivas Devadas,et al.  The Execution Migration Machine: Directoryless Shared-Memory Architecture , 2015, Computer.

[3]  Camilo Rocha,et al.  Formal verification of safety properties for a cache coherence protocol , 2015, 2015 10th Computing Colombian Conference (10CCC).

[4]  Yu Yang,et al.  Hierarchical cache coherence protocol verification one level at a time through assume guarantee , 2007, 2007 IEEE International High Level Design Validation and Test Workshop.

[5]  Srivatsan Srinivasan,et al.  Formal verification of a snoop-based cache coherence protocol using symbolic model checking , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[6]  Meng Zhang,et al.  PVCoherence: Designing flat coherence protocols for scalable verification , 2014, 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA).

[7]  Biplab K. Sikdar,et al.  An Efficient Test Design for Verification of Cache Coherence in CMPs , 2011, 2011 IEEE Ninth International Conference on Dependable, Autonomic and Secure Computing.

[8]  Meng Zhang,et al.  PVCoherence: Designing Flat Coherence Protocols for Scalable Verification , 2015, IEEE Micro.

[9]  Arvind,et al.  Automatic synthesis of cache-coherence protocol processors using Bluespec , 2005, Proceedings. Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2005. MEMOCODE '05..

[10]  Michel Dubois,et al.  A New Approach for the Verification of Cache Coherence Protocols , 1995, IEEE Trans. Parallel Distributed Syst..

[11]  Michel Dubois,et al.  Design Verification of the S3.mp Cache-Coherent Shared-Memory System , 1998, IEEE Trans. Computers.

[12]  Michel Dubois,et al.  Formal Automatic Verification of Cache Coherence in Multiprocessors with Relaxed Memory Models , 2000, IEEE Trans. Parallel Distributed Syst..