Layout-Aware Scan Chain Reorder for Skewed-Load Transition Test Coverage

In this paper, we propose a layout-based scan chain ordering method to improve fault coverage for skewed-load delay test with minimum routing overhead. This approach provides many advantages over previous methods. (1) The proposed method can provide 100% test pair coverage for all detectable transition faults. (2) With layout information taken into account, the routing penalty is small, and thus the impact on circuit performance is not significant

[1]  Irith Pomeranz,et al.  On the coverage of delay faults in scan designs with multiple scan chains , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[2]  Thomas Schwederski,et al.  On scan path design for stuck-open and delay fault detection , 1993, Proceedings ETC 93 Third European Test Conference.

[3]  Andrew B. Kahng,et al.  Scan Chain Optimization : Heuristic and Optimal , 1994 .

[4]  Puneet Gupta,et al.  Layout-aware scan chain synthesis for improved path delay fault coverage , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Kurt Keutzer,et al.  A Partial Enhanced-Scan Approach to Robust Delay-Fault Test Generation for Sequential Circuits , 1991, 1991, Proceedings. International Test Conference.

[6]  Patrick Girard,et al.  Efficient scan chain design for power minimization during scan testing under routing constraint , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[7]  Jacob Savir,et al.  Skewed-Load Transition Test: Part I, Calculus , 1992, Proceedings International Test Conference 1992.

[8]  Bernd Becker,et al.  Multiple Scan Chain Design for Two-Pattern Testing , 2003, J. Electron. Test..

[9]  Michael D. Ciletti,et al.  Arrangement of latches in scan-path design to improve delay fault coverage , 1990, Proceedings. International Test Conference 1990.

[10]  Srinivas Patil,et al.  On broad-side delay test , 1994, Proceedings of IEEE VLSI Test Symposium.

[11]  Srinivas Patil,et al.  Broad-side delay test , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..