Jet-and-Flash Imprint Lithography (J-FIL) has demonstrated capability of high-resolution patterning at low costs. For accurate pattern transfer using J-FIL, it is necessary to have control of the residual layer thickness (RLT) of cured resist underneath features. Variation in RLT leads to critical dimension variation, thereby degrading device performance. Substrate nanotopography and feature density variation are two unavoidable sources of variation in RLT uniformity. The first part of this paper demonstrates the effect of these parameters on RLT variation. Through experiments and modeling, it has been observed that flatter wafers with lower nanotopography and thinner RLT lead to better RLT uniformity. However, for studying RLT variation, accurate metrology is critical. Currently, all metrology is done using destructive cross-section scanning electron microscopy (SEM), which may not be sufficient for process control. To this end, nondestructive optics-based methods, including the Through-focus Scanning Optical Microscopy (TSOM) method have been explored in this paper. Simulations reveal the potential to measure mean RLT, RLT variation, and uncertainty in feature dimension to an accuracy of 1 nm. Experimental validation and calibration are works in progress. Subsequent development of this technique can lead to a viable in-line metrology solution for RLT underneath features.
[1]
Roger T. Bonnecaze,et al.
Dynamics of low capillary number interfaces moving through sharp features
,
2005
.
[2]
S. V. Sreenivasan,et al.
Ramifications of lubrication theory on imprint lithography
,
2004
.
[3]
S. V. Sreenivasan,et al.
Status of UV Imprint Lithography for Nanoscale Manufacturing
,
2011
.
[4]
Erik Novak,et al.
TSOM method for semiconductor metrology
,
2011,
Advanced Lithography.
[5]
Roger T. Bonnecaze,et al.
Simulation of fluid flow in the step and flash imprint lithography process
,
2005,
SPIE Advanced Lithography.
[6]
C. Grant Willson,et al.
Step and flash imprint lithography for sub-100-nm patterning
,
2000,
Advanced Lithography.
[7]
Rahul Jairath,et al.
Effects of Silicon Front Surface Topography on Silicon Oxide Chemical Mechanical Planarization
,
1999
.