Advances on yield learning through concurrent evaluation of design and process data

This paper presents advances in methodologies and tools for yield learning which are concurrently exploiting design, test and process data. In our experiments, we demonstrated how to understand yield losses correlated with excessive power drawn from the chip during functional electrical test of wafers.

[1]  David D. Ling,et al.  Power Supply Noise Analysis Methodology For Deep-submicron Vlsi Chip Design , 1997, Proceedings of the 34th Design Automation Conference.

[2]  Bernd Becker,et al.  Power Droop Testing , 2006, 2006 International Conference on Computer Design.

[3]  Atul K. Jain,et al.  Minimizing power consumption in scan testing: pattern generation and DFT techniques , 2004 .

[4]  Emil Gizdarski,et al.  Understanding yield losses in logic circuits , 2004, IEEE Design & Test of Computers.

[5]  D. Appello,et al.  Enabling Effective Yield Learning through Actual DFM-Closure at the SoC Level , 2007, 2007 IEEE/SEMI Advanced Semiconductor Manufacturing Conference.

[6]  Rohit Kapur,et al.  DFT MAX and Power , 2007, J. Low Power Electron..

[7]  Eby G. Friedman,et al.  Simultaneous switching noise in on-chip CMOS power distribution networks , 2002, IEEE Trans. Very Large Scale Integr. Syst..