Fracturable DSP Block for Multi-context Reconfigurable Architectures
暂无分享,去创建一个
[1] Srivaths Ravi,et al. Satisfiability-based test generation for nonseparable RTL controller-datapath circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Wei Zhang,et al. Reconfigurable DSP block design for dynamically reconfigurable architecture , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).
[3] Suhaib A. Fahmy,et al. Mapping for Maximum Performance on FPGA DSP Blocks , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4] Vaughn Betz,et al. VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.
[5] Paolo Ienne,et al. A flexible DSP block to enhance FPGA arithmetic performance , 2009, 2009 International Conference on Field-Programmable Technology.
[6] Rached Tourki,et al. Efficient Large Numbers Karatsuba-Ofman Multiplier Designs for Embedded Systems , 2009 .
[7] Paolo Ienne,et al. Highly Versatile DSP Blocks for Improved FPGA Arithmetic Performance , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.
[8] Douglas L. Maskell,et al. The iDEA DSP Block-Based Soft Processor for FPGAs , 2014, TRETS.
[9] Wei Zhang,et al. A hybrid Nano/CMOS dynamically reconfigurable system—Part II: Design optimization flow , 2009, JETC.
[10] Wei Zhang,et al. A hybrid nano/CMOS dynamically reconfigurable system—Part I: Architecture , 2009, JETC.
[11] Ian Vince McLoughlin,et al. Square-rich fixed point polynomial evaluation on FPGAs , 2014, FPGA.
[12] Wei Zhang,et al. FDR 2.0: A Low-Power Dynamically Reconfigurable Architecture and Its FinFET Implementation , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[13] Niraj K. Jha,et al. Hierarchical test generation and design for testability methods for ASPPs and ASIPs , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..