A 12b 5-to-50MS/s 0.5-to-1V voltage scalable zero-crossing based pipelined ADC

A voltage scalable zero-crossing based (ZCB) pipelined ADC is built in 65nm GP (general purpose) CMOS process and LP (low power) CMOS process. The highly digital implementation characteristic of the zero-crossing based circuit technique enables energy efficient operation and supply voltage scaling. A unidirectional coarse-fine charge transfer scheme is developed to allow low-voltage operation as well as high speed and high resolution. At 1.0V(GP) / 1.2V(LP) nominal supply and 50MS/s, the ADC achieves 67.7dB(GP) / 68.1dB(LP) SNDR after calibration while dissipating 4.07mW(GP) / 4.93mW(LP), resulting in an FOM of 41.0fJ/step(GP) / 47.5fJ/step(LP). The supply voltage scalability is demonstrated down to 0.5V(GP) / 0.8V(LP) and improves the FOM to 28.0fJ/step(GP) / 37.8fJ/step(LP), while maintaining higher than 66dB SNDR.

[1]  Hae-Seung Lee,et al.  A zero-crossing based 12b 100MS/s pipelined ADC with decision boundary gap estimation calibration , 2010, 2010 Symposium on VLSI Circuits.

[2]  Hae-Seung Lee,et al.  A 12b 50MS/s fully differential zero-crossing-based ADC without CMFB , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  Un-Ku Moon,et al.  A 1.4V signal swing hybrid CLS-opamp/ZCBC pipelined ADC using a 300mV output swing opamp , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[4]  Seung-Hoon Lee,et al.  A Re-configurable 0.5V to 1.2V, 10MS/s to 100MS/s, Low-Power 10b 0.13um CMOS Pipeline ADC , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[5]  Soon-Kyun Shin,et al.  A fully-differential zero-crossing-based 1.2V 10b 26MS/s pipelined ADC in 65nm CMOS , 2008, 2008 IEEE Symposium on VLSI Circuits.

[6]  P. Kinget,et al.  A 0.5V 8bit 10Msps Pipelined ADC in 90nm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.