Controller re-specification to minimize switching activity in controller/data path circuits

This paper proposes a controller-based technique for minimizing switching activity in controller/data path circuits. Though the control signals in a register transfer level (RTL) implementation are fully specified, they can be respecified under certain states/conditions when the data path components that they control need not be active. Unlike techniques that insert extra circuitry like transparent latches, controller re-specification is a low-overhead technique that merely reconfigures existing multiplexer networks and functional units to minimize activity in the data path. Hence, it is well suited to control-flow intensive designs, where power consumption in multiplexer networks forms a major component of the total power consumption. Our controller re-specification algorithm consists of constructing an activity graph for each data path component, identifying conditions under which the component need not be active, and re-labeling the activity graph resulting in re-specification of the corresponding control expressions. Application of the proposed technique to several RTL circuits demonstrated the ability to reduce the total (controller+data path) power consumption by up to 51.8% compared to the initial area-optimized implementations, with nominal area and delay overheads.

[1]  Sujit Dey,et al.  Performance Analysis and Optimization of Schedules for Conditional and Loop-Intensive Specifications , 1994, 31st Design Automation Conference.

[2]  Sujit Dey,et al.  Glitch analysis and reduction in register transfer level power optimization , 1996, DAC '96.

[3]  Christos A. Papachristou,et al.  A multiple clocking scheme for low power RTL design , 1995, ISLPED '95.

[4]  Jan M. Rabaey,et al.  Architectural power analysis: The dual bit type method , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Sujit Dey,et al.  Controller re-specification to minimize switching activity in controller/data path circuits , 1996, ISLPED.

[6]  Marios C. Papaefthymiou,et al.  Precomputation-based sequential logic optimization for low power , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Jordi Cortadella,et al.  High-level synthesis techniques for reducing the activity of functional units , 1995, ISLPED '95.

[8]  Sujit Dey,et al.  Clock Period Optimization During Resource Sharing and Assignment , 1994, 31st Design Automation Conference.

[9]  Luca Benini,et al.  Saving power by synthesizing gated clocks for sequential circuits , 1994, IEEE Design & Test of Computers.

[10]  J. Schutz A 3.3V 0.6 /spl mu/m BiCMOS superscalar microprocessor , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[11]  Anthony Correale,et al.  Overview of the power minimization techniques employed in the IBM PowerPC 4xx embedded controllers , 1995, ISLPED '95.