Analog layout synthesis: recent advances in topological approaches

This paper gives an overview of some recent advances in topological approaches to analog layout synthesis and in layout-aware analog sizing. The core issue in these approaches is the modeling of layout constraints for an efficient exploration process. This includes fast checking of constraint compliance, reducing the search space, and quickly relating topological encodings to placements. Sequence-pairs, B*-trees, circuit hierarchy and layout templates are described as advantageous means to tackle these tasks.

[1]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[2]  Rob A. Rutenbar,et al.  ILAC: An Automated Layout Tool for Analog CMOS Circuits , 2002 .

[3]  Shyh-Chang Lin,et al.  Analog Placement Based on Novel Symmetry-Island Formulation , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[4]  Alberto L. Sangiovanni-Vincentelli,et al.  Generalized constraint generation for analog circuit design , 1993, ICCAD.

[5]  Michiel Steyaert,et al.  A layout-aware synthesis methodology for RF circuits , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[6]  Shyh-Chang Lin,et al.  Analog placement based on hierarchical module clustering , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[7]  Martin D. F. Wong,et al.  FAST-SP: a fast algorithm for block placement based on sequence pair , 2001, ASP-DAC '01.

[8]  Ulf Schlichtmann,et al.  Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[9]  Kurt Antreich,et al.  The sizing rules method for analog integrated circuit design , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[10]  Ulf Schlichtmann,et al.  The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Francisco V. Fernández,et al.  An Integrated Layout-Synthesis Approach for Analog ICs , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Florin Balasa,et al.  Symmetry within the sequence-pair representation in the context ofplacement for analog design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Yao-Wen Chang,et al.  TCG: a transitive closure graph-based representation for non-slicing floorplans , 2001, DAC '01.

[14]  Yingtao Jiang,et al.  Placement Algorithm in Analog-Layout Designs , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Evangeline F. Y. Young,et al.  Analog placement with common centroid constraints , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[16]  Yoji Kajitani,et al.  VLSI module placement based on rectangle-packing by the sequence-pair , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  A. Hastings.  The Art of Analog Layout , 2000 .

[18]  Di Long,et al.  Signal-path driven partition and placement for analog circuit , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[19]  Yao-Wen Chang,et al.  B*-Trees: a new representation for non-slicing floorplans , 2000, DAC.

[20]  Alberto L. Sangiovanni-Vincentelli,et al.  Automation of IC layout with analog constraints , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Georges Gielen,et al.  A performance-driven placement tool for analog integrated circuits , 1995 .

[22]  Florin Balasa,et al.  Topological Placement with Multiple Symmetry Groups of Devices for Analog Layout Design , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[23]  Florin Balasa,et al.  On the exploration of the solution space in analog placement with symmetry constraints , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Mohamed Dessouky,et al.  A layout approach for electrical and physical design integration of high-performance analog circuits , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).

[25]  John M. Cohn.  Analog Device-Level Layout Automation , 1994 .