RL-huffman encoding for test compression and power reduction in scan applications

This article mixes two encoding techniques to reduce test data volume, test pattern delivery time, and power dissipation in scan test applications. This is achieved by using run-length encoding followed by Huffman encoding. This combination is especially effective when the percentage of don't cares in a test set is high, which is a common case in today's large systems-on-chips (SoCs). Our analysis and experimental results confirm that achieving up to an 89&percent; compression ratio and a 93&percent; scan-in power reduction is possible for scan-testable circuits such as ISCAS89 benchmarks.

[1]  Krishnendu Chakrabarty,et al.  Frequency-directed run-length (FDR) codes with application to system-on-a-chip test data compression , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[2]  Nilanjan Mukherjee,et al.  Embedded deterministic test for low cost manufacturing test , 2002, Proceedings. International Test Conference.

[3]  Irith Pomeranz,et al.  On test data volume reduction for multiple scan chain designs , 2003, TODE.

[4]  Lars Wanhammar,et al.  High speed pipelined parallel Huffman decoding , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[5]  Chein-Wei Jen,et al.  Low power parallel Huffman decoding , 1998 .

[6]  Clifford Stein,et al.  Introduction to Algorithms, 2nd edition. , 2001 .

[7]  Christos A. Papachristou,et al.  A Technique for High Ratio LZW Compression , 2003, DATE.

[8]  Krishnendu Chakrabarty,et al.  Reduction of SOC test data volume, scan power and testing time using alternating run-length codes , 2002, DAC '02.

[9]  Sybille Hellebrand,et al.  A hybrid coding strategy for optimized test data compression , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[10]  Bashir M. Al-Hashimi,et al.  Improving Compression Ratio, Area Overhead, and Test Application Time for System-on-a-Chip Test Data Compression/Decompression , 2002, DATE.

[11]  Sandeep K. Gupta,et al.  ATPG for heat dissipation minimization during scan testing , 1997, DAC.

[12]  Yervant Zorian,et al.  Testing embedded-core based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[13]  Bashir M. Al-Hashimi,et al.  Scan latch partitioning into multiple scan chains for power minimization in full scan sequential circuits , 2000, DATE '00.

[14]  Krishnendu Chakrabarty,et al.  Low-power scan testing and test data compression forsystem-on-a-chip , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Serge Pravossoudovitch,et al.  Reducing power consumption during test application by test vector ordering , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[16]  Nur A. Touba,et al.  Reducing test data volume using external/LBIST hybrid test patterns , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[17]  Thomas M. Cover,et al.  Elements of Information Theory , 2005 .

[18]  Paul Francis,et al.  Fast routing table lookup using CAMs , 1993, IEEE INFOCOM '93 The Conference on Computer Communications, Proceedings.

[19]  Alex Orailoglu,et al.  Test volume and application time reduction through scan chain concealment , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[20]  Thomas A. DeMassa,et al.  Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.

[21]  S. Pravossoudovitch,et al.  A gated clock scheme for low power scan testing of logic ICs or embedded cores , 2001, Proceedings 10th Asian Test Symposium.

[22]  Nur A. Touba,et al.  Scan vector compression/decompression using statistical coding , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[23]  Andrew Wolfe,et al.  A fast asynchronous Huffman decoder for compressed-code embedded processors , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[24]  Krishnendu Chakrabarty,et al.  Built-in self testing of sequential circuits using precomputed test sets , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[25]  Bashir M. Al-Hashimi,et al.  Simultaneous reduction in volume of test data and power dissipation for systems-on-a-chip , 2001 .

[26]  Bernard Courtois,et al.  Built-In Test for Circuits with Scan Based on Reseeding of Multiple-Polynomial Linear Feedback Shift Registers , 1995, IEEE Trans. Computers.

[27]  Christos A. Papachristou,et al.  Multiscan-based test compression and hardware decompression using LZ77 , 2002, Proceedings. International Test Conference.

[28]  Ajay Khoche,et al.  Test vector compression using EDA-ATE synergies , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[29]  Krishnendu Chakrabarty,et al.  Test data compression for system-on-a-chip using Golomb codes , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[30]  Solomon W. Golomb,et al.  Run-length encodings (Corresp.) , 1966, IEEE Trans. Inf. Theory.

[31]  Nur A. Touba,et al.  Test vector encoding using partial LFSR reseeding , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[32]  David A. Huffman,et al.  A method for the construction of minimum-redundancy codes , 1952, Proceedings of the IRE.

[33]  Nur A. Touba,et al.  Static compaction techniques to control scan vector power dissipation , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[34]  P. Rosinger,et al.  Analysing trade-offs in scan power and test data compression for system-on-a-chip , 2002 .

[35]  Irith Pomeranz,et al.  Techniques for minimizing power dissipation in scan and combinational circuits during test application , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[36]  Mehrdad Nourani,et al.  Testing SoC interconnects for signal integrity using boundary scan , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[37]  Janak H. Patel,et al.  A case study on the implementation of the Illinois Scan Architecture , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[38]  Sying-Jyan Wang,et al.  Generating efficient tests for continuous scan , 2001, DAC '01.

[39]  Janak H. Patel,et al.  Reducing test application time for built-in-self-test test pattern generators , 2000, Proceedings 18th IEEE VLSI Test Symposium.