A Slide-Window-Based Hardware XML Parsing Accelerator

Nowadays, XML is playing an extremely important role in various fields such as web services and database systems. However, the task of XML parsing is generally known as bottleneck in related applications since it takes a general processor dozens of cycles to process every single character of XML file. As a result, software XML parsing is of poor performance and hardware accelerator is an appropriate alternative to perform efficient XML parsing. Until now, some hardware XML parsers with good performance have come to the world. In order to further improve XML parsing performance, we propose a slide-window-based XML parsing accelerator (SWXPA) which introduces data-level parallelism and implement our design on a Xilinx Virtex-6 board at an average throughput of 0.33 cycle per byte (CPB) and 3.0 Gbps.

[1]  Faisal Mohd-Yasin,et al.  RBStreX: Hardware XML parser for embedded system , 2009, 2009 International Conference for Internet Technology and Secured Transactions, (ICITST).

[2]  Tianzhou Chen,et al.  Parallel Speculative Dom-based XML Parser , 2012, 2012 IEEE 14th International Conference on High Performance Computing and Communication & 2012 IEEE 9th International Conference on Embedded Software and Systems.

[3]  Ehsan Amiri,et al.  Parallel Scanning with Bitstream Addition: An XML Case Study , 2011, Euro-Par.

[4]  John W. Lockwood,et al.  A Reconfigurable Architecture for Multi-Gigabit Speed Content-Based Routing , 2006, 14th IEEE Symposium on High-Performance Interconnects (HOTI'06).

[5]  Robert D. Cameron,et al.  Parabix: Boosting the efficiency of text processing on commodity processors , 2012, IEEE International Symposium on High-Performance Comp Architecture.

[6]  XML parsing: a threat to database performance , 2003, CIKM '03.

[7]  Jianqiang Su,et al.  VTD-XML-Based Design and Implementation of GML Parsing Project , 2009, 2009 International Conference on Information Engineering and Computer Science.

[8]  Jianwen Zhu,et al.  A 1 cycle-per-byte XML parsing accelerator , 2010, FPGA '10.