Synthesis of multi-variable MVL functions using hybrid mode CMOS logic

This paper presents a new scheme for synthesizing any multi-variable MVL (Multi-Valued Logic) function. The scheme utilizes a hybrid approach, i.e. a combination of the current mode and the voltage mode CMOS circuits, to synthesize MVL functions. Due to better utilization of circuit components, it can reduce the transistor count (cost) of the synthesized circuits about one half as compared with those using the MIN-MAX gates and literals or the T-gates. Also, an extra noise margin added in the design eliminates the need of the threshold detection circuit to recover the signal in this scheme.<<ETX>>

[1]  Z. G. Vranesic,et al.  Incremental-cost approach for the synthesis of CCD 4-valued unary functions , 1989 .

[2]  Mostafa H. Abd-El-Barr,et al.  On the synthesis of MVL functions for current-mode CMOS circuits implementation , 1992, [1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic.

[3]  S. Onneweer,et al.  Structural computer-aided design of current-mode CMOS logic circuits , 1988, [1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic.

[4]  Zvonko G. Vranesic,et al.  On the synthesis of 4-valued current mode CMOS circuits , 1991, [1991] Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic.

[5]  Zvonko G. Vranesic,et al.  Towards the realization of 4-valued CMOS circuits , 1992, [1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic.

[6]  Jon T. Butler,et al.  The design of current mode CMOS multiple-valued circuits , 1991, [1991] Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic.

[7]  J. Ortega,et al.  CMOS current-mode multivalued PLAs , 1991, IEEE Transactions on Circuits and Systems.

[8]  K. W. Current.  CMOS quaternary latch , 1989 .

[9]  P. P. Tirumalai,et al.  Prime and non-prime implicants in the minimization of multiple-valued logic functions , 1989, Proceedings. The Nineteenth International Symposium on Multiple-Valued Logic.

[10]  M.H. Abd-El-Barr,et al.  The incremental-cost approach for synthesis of CCD 4-valued unary functions , 1988, [1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic.

[11]  Anthony S. Wojcik,et al.  Automated Design of Multiple-Valued Logic Circuits by Automatic Theorem Proving Techniques , 1983, IEEE Transactions on Computers.