Low-Distortion Wideband Delta-Sigma ADCs With Shifted Loop Delays

This paper presents several novel low-power low-distortion ΔΣ modulator topologies with shifted loop delays. Both single-sampled and double-sampled modulators are discussed. The proposed architectures can relax the critical timing for quantization and for dynamic element matching. A delay-free integrator in the last stage is used to perform the active summation, hence eliminating the active adder. The reduced input swing of the last integrator relaxes the OTA's requirements. The proposed topology simplifies the feed-forward paths, and saves power consumption and capacitor area. Noise-coupled technique can also be utilized to enhance the noise shaping. To verify the effect of the proposed topology, single- and double-sampled third-order ΔΣ modulators with and without noise coupling were analyzed and simulated.

[1]  Michael H. Perrott,et al.  A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time � ADC With VCO-Based Integrator and Quantizer Implemented in 0 . 13 � m CMOS , 2009 .

[2]  Gabor C. Temes,et al.  Double-sampled ΔΣ modulator with relaxed feedback timing , 2009 .

[3]  Un-Ku Moon,et al.  A Third-Order DT $\Delta\Sigma$ Modulator Using Noise-Shaped Bi-Directional Single-Slope Quantizer , 2011, IEEE Journal of Solid-State Circuits.

[4]  Gabor C. Temes,et al.  A noise-coupled low-distortion delta-sigma ADC with shifted loop delays , 2014, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS).

[5]  Sergio Pernici,et al.  Low-voltage double-sampled ΣΔ converters , 1997 .

[6]  Gabor C. Temes,et al.  A 18 mW CT ΔΣ modulator with 25 MHz bandwidth for next generation wireless applications , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[7]  Ahmed Gharbiya,et al.  On the implementation of input-feedforward delta-sigma modulators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Pavan Kumar Hanumolu,et al.  Design Techniques for Wideband Discrete-Time Delta-Sigma ADCs With Extra Loop Delay , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  David A. Johns,et al.  Charge-pump based switched-capacitor integrator for ΔΣ modulators , 2010 .

[10]  Behzad Razavi,et al.  A New DAC Mismatch Shaping Technique for Sigma–Delta Modulators , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Un-Ku Moon,et al.  A third-order DT ΔΣ modulator using noise-shaped bidirectional single-slope quantizer , 2011, 2011 IEEE International Solid-State Circuits Conference.

[12]  Gabor C. Temes,et al.  Double-sampled wideband delta-sigma ADCs with shifted loop delays , 2014, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS).

[13]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[14]  M.Z. Straayer,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, IEEE Journal of Solid-State Circuits.

[15]  Gabor C. Temes,et al.  Design techniques for discrete-time delta-sigma ADCs with extra loop delay , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[16]  Qiuting Huang,et al.  A 0.13µm CMOS 0.1–20MHz bandwidth 86–70dB DR multi-mode DT ΔΣ ADC for IMT-Advanced , 2010, 2010 Proceedings of ESSCIRC.

[17]  Gabor C. Temes,et al.  Improved low-distortion ΔΣ ADC topology , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[18]  M.Z. Straayer,et al.  A 10-bit 20MHz 38mW 950MHz CT ΣΔ ADC with a 5-bit noise-shaping VCO-based quantizer and DEM circuit in 0.13u cmos , 2007, 2007 IEEE Symposium on VLSI Circuits.

[19]  Miyamoto Masayuki,et al.  A 80/100 MS/s 76.3/70.1-dB SNDR ΔΣ ADC for digital TV receivers , 2006 .

[20]  Xin Meng,et al.  Charge compensation technique for switched-capacitor circuits , 2012 .

[21]  Krishnamurthy Soumyanath,et al.  A 28mW Spectrum-Sensing Reconfigurable 20MHz 72dB-SNR 70dB-SNDR DT ΔΣ ADC for 802.11n/WiMAX Receivers , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[22]  G. Nicollini,et al.  Low-voltage double-sampled /spl Sigma//spl Delta/ converters , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[23]  Debasish Behera,et al.  A 16 MHz BW 75 dB DR CT $\Delta\Sigma$ ADC Compensated for More Than One Cycle Excess Loop Delay , 2012, IEEE Journal of Solid-State Circuits.

[24]  Yong Ping Xu,et al.  Multibit Delta-Sigma Modulator With Noise-Shaping Dynamic Element Matching , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  Gabor C. Temes,et al.  Low-distortion double-sampling ΔΣ ADC using a direct-charge-transfer adder , 2009, 2009 IEEE International SOC Conference (SOCC).

[26]  Pavan Kumar Hanumolu,et al.  A 63 dB 16 mW 20 MHz BW double-sampled ΔΣs analog-to-digital converter with an embedded-adder quantizer , 2010, IEEE Custom Integrated Circuits Conference 2010.

[27]  Gabor C. Temes,et al.  An 8.1 mW, 82 dB Delta-Sigma ADC With 1.9 MHz BW and -98 dB THD , 2009, IEEE J. Solid State Circuits.

[28]  P. Hurst,et al.  Double sampling in switched-capacitor delta-sigma A/D converters , 1990, IEEE International Symposium on Circuits and Systems.

[29]  G. Temes,et al.  Double-sampled ΔΣ modulator with relaxed feedback timing , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.