Execution Architecture: The DELtran Experiment

Execution architectures include Directly Executed Languages, or DEL's, which are tailored to particular combinations of software and hardware technologies. In this paper, we review the general notion of DEL's, and show how they compare to traditional instruction set architectures. We focus on general techniques for synthesizing DEL's rather than performance questions per se, however. There are four aspects to this design problem: Naming: relating identifiers to objects. Formatting: associating objects to arguments/results. Control: specifying the order of interpretation. Function: operating on objects identified by the naming and format mechanisms, in the order specified by the control mechanism.

[1]  Thomas S Hedges EMMY/360 Cross Assembler. , 1975 .

[2]  Lee W. Hoevel,et al.  A tale of three emulators , 1975 .

[3]  Algirdas Avizienis,et al.  Combinational Arithmetic Systems for the Approximation of Functions , 1899 .

[4]  Charles Neuhauser System description of the JHU emulation laboratory , 1974, MICRO 7.

[5]  R. J. Chevance Design of high level language oriented processors , 1977, SIGP.

[6]  Helmut Weber A microprogrammed implementation of EULER on IBM system/360 model 30 , 1967, CACM.

[7]  Michael J. Flynn,et al.  Variable Field-Length Data Manipulation in a Fixed Word-Length Memory , 1963, IEEE Trans. Electron. Comput..

[8]  Michael J. Flynn,et al.  Directions and Issues in Architecture and Language , 1980, Computer.

[9]  Huey Ling High-Speed Computer Multiplication Using a Multiple-Bit Decoding Algorithm , 1970, IEEE Transactions on Computers.

[10]  Michael J. Flynn,et al.  Interpretive architectures: a theory of ideal language machines , 1979 .

[11]  John B. Johnston,et al.  The contour model of block structured processes , 1971, SIGP.

[12]  Bede Liu,et al.  On Local Roundoff Errors in Floating-Point Arithmetic , 1973, JACM.

[13]  Donald E. Knuth,et al.  An empirical study of FORTRAN programs , 1971, Softw. Pract. Exp..

[14]  David A. Huffman,et al.  A method for the construction of minimum-redundancy codes , 1952, Proceedings of the IRE.

[15]  R. J. Chevance Design of high level language oriented processors , 1977, SIGP.

[16]  W. T. Wilner,et al.  Burroughs B1700 memory utilization , 1972, AFIPS '72 (Fall, part I).