3.8 A fully integrated highly reconfigurable discrete-time superheterodyne receiver
暂无分享,去创建一个
[1] Ahmad Mirzaei,et al. A low-power process-scalable superheterodyne receiver with integrated high-Q filters , 2011, 2011 IEEE International Solid-State Circuits Conference.
[2] Massoud Tohidian,et al. A 65nm CMOS high-IF superheterodyne receiver with a High-Q complex BPF , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).
[3] Robert B. Staszewski,et al. A 2mW 800MS/s 7th-order discrete-time IIR filter with 400kHz-to-30MHz BW and 100dB stop-band rejection in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[4] Yves Rolain,et al. A 0.5 mm$^{2}$ Power-Scalable 0.5–3.8-GHz CMOS DT-SDR Receiver With Second-Order RF Band-Pass Sampler , 2010, IEEE Journal of Solid-State Circuits.
[5] J. Kostamovaara,et al. A quadrature charge-domain sampler with embedded FIR and IIR filtering functions , 2006, IEEE Journal of Solid-State Circuits.
[6] K. Muhammad,et al. A discrete-time Bluetooth receiver in a 0.13/spl mu/m digital CMOS process , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[7] Ahmad Mirzaei,et al. A Low-Power Process-Scalable Super-Heterodyne Receiver With Integrated High-$Q$ Filters , 2011, IEEE Journal of Solid-State Circuits.