Performance simulation of nanoscale silicon rod field-effect transistor logic
暂无分享,去创建一个
[1] John Choma,et al. Mixed-mode PISCES-SPICE coupled circuit and device solver , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Fumio Horiguchi,et al. High performance CMOS surrounding gate transistor (SGT) for ultra high density LSIs , 1988, Technical Digest., International Electron Devices Meeting.
[3] Fumio Horiguchi,et al. Impact of surrounding gate transistor (SGT) for ultra-high-density LSI's , 1991 .
[4] Fujio Masuoka,et al. Numerical analysis of a cylindrical thin-pillar transistor (CYNTHIA) , 1992 .
[5] Wolfgang Fichtner,et al. Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.
[6] S-L. Jang,et al. An analytical surrounding gate MOSFET model , 1998 .
[7] S. Thompson. MOS Scaling: Transistor Challenges for the 21st Century , 1998 .
[8] Charles M. Lieber,et al. Doping and Electrical Transport in Silicon Nanowires , 2000 .
[9] Wolfgang Pompe,et al. Construction of highly conductive nanowires on a DNA template , 2001 .
[10] B. Martin,et al. DNA‐Directed Assembly of Gold Nanowires on Complementary Surfaces , 2001 .
[11] Chris Dwyer,et al. DNA-functionalized single-walled carbon nanotubes , 2002 .
[12] Joan M. Redwing,et al. Template-directed vapor–liquid–solid growth of silicon nanowires , 2002 .
[13] N. Sano,et al. Device modeling and simulations toward sub-10 nm semiconductor devices , 2002 .