Analysis of read disturbance mechanism in retention of sub-20 nm NAND flash memory

We observed an increase of Vth by read disturbance mechanism at programmed threshold voltage state (PV1) and erase state (ERS) states in retention characteristics of sub-20 nm NAND flash main-chip. We also confirmed that the charge gain behavior by read disturbance has dependency on the number of read and cycling operations. As a result, we quantitatively modeled read disturbance mechanism by the amount of final ΔVth and deterioration coefficient α which is related to the number of read operation times. It was also observed that those parameters increase with increasing cycling times and have larger value at ERS state than that at PV1 state.

[1]  A. Visconti,et al.  Threshold-Voltage Instability Due to Damage Recovery in Nanoscale NAND Flash Memories , 2011, IEEE Transactions on Electron Devices.

[2]  P. Kalavade,et al.  Flash EEPROM threshold instabilities due to charge trapping during program/erase cycling , 2004, IEEE Transactions on Device and Materials Reliability.

[3]  Hyungcheol Shin,et al.  Generation Dependence of Retention Characteristics in Extremely Scaled NAND Flash Memory , 2013, IEEE Electron Device Letters.

[4]  D. Schroder,et al.  Degradation of thin tunnel gate oxide under constant Fowler-Nordheim current stress for a flash EEPROM , 1998 .

[5]  Keum Hwan Noh,et al.  Abnormal Disturbance Mechanism of Sub-100 nm NAND Flash Memory , 2006 .

[6]  C. Kao,et al.  Retention Reliability Improvement of Silicon–Oxide–Nitride–Oxide–Silicon Nonvolatile Memory with N2O Oxidation Tunnel Oxide , 2007 .

[7]  M.A. Alam,et al.  Investigation and modeling of interface and bulk trap generation during negative bias temperature instability of p-MOSFETs , 2004, IEEE Transactions on Electron Devices.

[8]  Min-su Kim,et al.  A High Performance Co-design of 26 nm 64 Gb MLC NAND Flash Memory using the Dedicated NAND Flash Controller , 2011 .

[9]  Myounggon Kang,et al.  Activation Energies $(E_{a})$ of Failure Mechanisms in Advanced NAND Flash Cells for Different Generations and Cycling , 2013, IEEE Transactions on Electron Devices.

[10]  Myounggon Kang,et al.  Analysis of Failure Mechanisms and Extraction of Activation Energies $(E_{a})$ in 21-nm nand Flash Cells , 2013, IEEE Electron Device Letters.

[11]  Gerard Ghibaudo,et al.  Electric field and temperature dependence of the stress induced leakage current: Fowler–Nordheim or Schottky emission? , 1999 .

[12]  Byung-Gook Park,et al.  The Compact Modeling of Channel Potential in Sub-30-nm NAND Flash Cell String , 2012, IEEE Electron Device Letters.

[13]  Kinam Kim,et al.  Effects of interface trap generation and annihilation on the data retention characteristics of flash memory cells , 2004 .

[14]  James G. Wiener,et al.  The Weibull Distribution: A New Method of Summarizing Survivorship Data , 1978 .

[15]  K. Sarpatwari,et al.  Comprehensive Understanding on the Role of Tunnel Oxide Top Nitridation for the Reliability of Nanoscale Flash Memory , 2013, IEEE Electron Device Letters.

[16]  Seiichiro Higashi,et al.  Solid State Devices and Materials , 2020, Japanese Journal of Applied Physics.

[17]  Luca Larcher,et al.  Statistical simulation of leakage currents in MOS and flash memory devices with a new multiphonon trap-assisted tunneling model , 2003 .

[18]  Karen Willcox,et al.  Kinetics and kinematics for translational motions in microgravity during parabolic flight. , 2009, Aviation, space, and environmental medicine.

[19]  Robin Degraeve,et al.  Physical charge transport models for anomalous leakage current in floating gate-based nonvolatile memory cells , 2002 .

[20]  Hyungcheol Shin,et al.  Probability Level Dependence of Failure Mechanisms in Sub-20 nm NAND Flash Memory , 2014, IEEE Electron Device Letters.