System-integration features and development tools key to FPGA design

Abstract The Xilinx XC4000 family of field programmable gate arrays (FPGAs) features a third-generation architecture implemented with a sub-micron process technology, resulting in up to twice the density and performance of the prior generation of devices. Advanced system integration features allow many varying system functions to be incorporated within the XC4000 FPGAs, further increasing system performance and density. These advances in FPGA component technology have been matched by equally dramatic improvements to the CAE development tools. A design example illustrates how these advanced device features and software tools are applied in a system-level application.

[1]  R. H. Freeman,et al.  A 9000-gate user-programmable gate array , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[2]  B. K. Fawcett.  Taking advantage of reconfigurable logic , 1994, Proceedings Seventh Annual IEEE International ASIC Conference and Exhibit.

[3]  Steven Trimberger,et al.  Placement-based partitioning for lookup-table-based FPGAs , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[4]  Ross H. Freeman.  XC3000 family of user-programmable gate arrays , 1989, Microprocess. Microsystems.

[5]  William S. Carter,et al.  Third-generation architecture boosts speed and density of field-programmable gate arrays , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[6]  Jon Frankle,et al.  Iterative and adaptive slack allocation for performance-driven layout and FPGA routing , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.