A Low-Power NB-IoT Transceiver With Digital-Polar Transmitter in 180-nm CMOS

A fully integrated 750~960 MHz wireless transceiver (TRX) is presented for single-tone NB-IoT applications. Effective design methodologies and techniques, from the system level to circuit level, are proposed to address various design challenges while achieving low-power consumption. The TRX consists of a low-IF receiver with 180-kHz signal bandwidth, a digital polar transmitter with 3.75-kHz signal bandwidth, and a fractional-N frequency synthesizer. Passive current mixer is employed in the receiver to improve the linearity and avoid the sensitivity degradation due to 1/ ${f}$ noise. Automatic I/Q imbalance calibration is integrated to improve image rejection ratio (IRR) with the aid of external FPGA. The transmitter is implemented in the digital polar architecture to improve the narrow-band spectrum purity, integrated with an inverse Class-D digital power amplifier (DPA) to achieve high output power and efficiency. A Class-C voltage-controlled oscillator with automatic frequency control assisted the dynamic gate biasing technique is used in the fractional-N PLL frequency synthesizer. Two prototypes are implemented in 180-nm CMOS. By optimizing analog baseband configuration in the receiver and utilizing the revised thermometer-coding and binary-coding-based array placement in the DPA, the receiver achieves 4.0-dB noise figure, 48-dB IRR, and 60-dB PGA dynamic range, and the DPA outputs 23.2dBm maximum saturation power with 44.5% PAE. Furthermore, the transmitter system verifications demonstrate 3.87% error-vector magnitude (EVM) for 891 MHz $\pi $ /4-DQPSK signals at 18.87-dBm output power with −40-dBc out-of-band rejection. The transmitter achieves a dynamic range from −35 to 20 dBm when the demodulation EVM threshold of the system is set to 10%.

[1]  Baoyong Chi,et al.  A fully-integrated reconfigurable transceiver for narrowband wireless communication in 180nm CMOS , 2015, 2015 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[2]  Kathleen Philips,et al.  26.3 A 1.3nJ/b IEEE 802.11ah fully digital polar transmitter for IoE applications , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[3]  Baoyong Chi,et al.  A 180nm CMOS wireless transceiver by utilizing guard band for narrowband IoT applications , 2015, 2015 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[4]  Noboru Ishihara,et al.  A sub-1mw 5.5-GHz PLL with digitally-calibrated ILFD and linearized varactor for low supply voltage operation , 2013, 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[5]  Kathleen Philips,et al.  A 1.3 nJ/b IEEE 802.11ah Fully-Digital Polar Transmitter for IoT Applications , 2016, IEEE Journal of Solid-State Circuits.

[6]  Zhihua Wang,et al.  A Reconfigurable Sliding-IF Transceiver for 400 MHz/2.4 GHz IEEE 802.15.6/ZigBee WBAN Hubs With Only 21% Tuning Range VCO , 2013, IEEE Journal of Solid-State Circuits.

[7]  A. Mazzanti,et al.  Class-C Harmonic CMOS VCOs, With a General Result on Phase Noise , 2008, IEEE Journal of Solid-State Circuits.

[8]  Olivier Seller,et al.  IoT: The era of LPWAN is starting now , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.

[9]  Geng Yang,et al.  The Design of All-Digital Polar Transmitter Based on ADPLL and Phase Synchronized ΔΣ Modulator , 2012, IEEE Journal of Solid-State Circuits.

[10]  Zhihua Wang,et al.  A hybrid approach to I/Q imbalance self-calibration in reconfigurable low-IF receivers , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[11]  Ali M. Niknejad,et al.  A fully-integrated efficient CMOS inverse Class-D power amplifier for digital polar transmitters , 2012, 2011 IEEE Radio Frequency Integrated Circuits Symposium.

[12]  Xiaodong Liu,et al.  A 0.1–5.0 GHz Reconfigurable Transmitter With Dual-Mode Power Amplifier and Digitally-Assisted Self-Calibration for Private Network Communications , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Kenichi Okada,et al.  A 2.2 GHz -242 dB-FOM 4.2 mW ADC-PLL Using Digital Sub-Sampling Architecture , 2016, IEEE Journal of Solid-State Circuits.

[14]  V. Ravinuthula,et al.  A low power high performance PLL with temperature compensated VCO in 65nm CMOS , 2016, 2016 IEEE Radio Frequency Integrated Circuits Symposium (RFIC).

[15]  Seth R. Sanders,et al.  A 2.4GHz, 20dBm class-D PA with single-bit digital polar modulation in 90nm CMOS , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[16]  Joe McGeehan,et al.  The performance and efficiency of envelope elimination and restoration transmitters for future multiple-input multiple-output wireless local area networks , 2008, IET Commun..

[17]  Amitava Ghosh,et al.  NB-IoT system for M2M communication , 2016, 2016 IEEE Wireless Communications and Networking Conference.