An Implementation of a Chip Security Mechanism