论文信息 - A 100-Gbit/s 2:1 multiplexer in InP HEMT technology

A 100-Gbit/s 2:1 multiplexer in InP HEMT technology

In this paper, we describe a 100-Gbit/s 2:1 multiplexer (MUX). In order to suppress the degradation of signals and to increase the operation speed, we designed interconnections for the circuit using impedance matching techniques. We fabricated the MUX with 0.13-/spl mu/m InP HEMT technology, which has a cutoff frequency of 175 GHz. By using this design, we succeeded in 100-Gbit/s operation of the MUX and obtained clear eye waveforms. We also developed a V-connector module for the circuit, and achieved 80-Gbit/s operation.

[1] M. Nishi,et al. Stable and uniform InAlAs/InGaAs HEMT ICs for 40-Gbit/s optical communication systems , 2001, Conference Proceedings. 2001 International Conference on Indium Phosphide and Related Materials. 13th IPRM (Cat. No.01CH37198).

[2] K. Murata,et al. 100-Gbit/s logic IC using 0.1-/spl mu/m-gate-length InAlAs/InGaAs/InP HEMTs , 2002, Digest. International Electron Devices Meeting,.

[3] Koichi Murata,et al. Very-high-speed selector IC using InP/InGaAs heterojunction bipolar transistors , 2002 .

[4] Hans-Martin Rein,et al. 60 Gbit/s time-division multiplexer in SiGe-bipolar technology with special regard to mounting and measuring technique , 1997 .