GABES: A genetic algorithm based environment for SEU testing in SRAM-FPGAs

Testing of FPGAs is gaining more and more interest because of the application of FPGA devices in many safety-critical systems. We propose GABES, a tool for the generation of test patterns for application-dependent testing of SEUs in SRAM-FPGAs, based on a genetic algorithm. Test patterns are generated and selected by the algorithm according to their fault coverage: Faults are injected in a simulated model of the circuit, the model is executed for each test pattern and the respective fault coverage is computed. We focus on SEUs in configuration bits affecting logic resources of the FPGA. This makes our fault model much more accurate than the classical stuck-at model. Results from the application of the tool to some circuits from the ITC'99 benchmarks are reported. These results suggest that this approach may be effective in the inspection of safety-critical components of control systems implemented on FPGAs.

[1]  Tughrul Arslan,et al.  Hierarchical test pattern generation using a genetic algorithm with a dynamic global reference table , 1995 .

[2]  Sofiène Tahar,et al.  Automated Coverage Directed Test Generation Using a Cell-Based Genetic Algorithm , 2006, 2006 IEEE International High Level Design Validation and Test Workshop.

[3]  Po-Han Wu,et al.  A novel reseeding mechanism for pseudo-random testing of VLSI circuits , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[4]  Martin Rozkovec,et al.  Application Dependent FPGA Testing Method , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.

[5]  Hana Kubatova,et al.  Reliable Railway Station System Based on Regular Structure Implemented in FPGA , 2009, 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools.

[6]  Fabrizio Ferrandi,et al.  Functional Test Generation: Overview and Proposal of a Hybrid Genetic Approach , 2002 .

[7]  Giovanni Squillero,et al.  RT-Level ITC'99 Benchmarks and First ATPG Results , 2000, IEEE Des. Test Comput..

[8]  M. Wagner,et al.  FPGA-based signal processing of an automotive radar sensor , 2004, First European Radar Conference, 2004. EURAD..

[9]  Sangeeta,et al.  Generating Boolean SAT based Test Pattern Generation using Multi-objective Genetic Algorithm , 2010 .

[10]  Mehdi Baradaran Tahoori.  Application-Dependent Testing of FPGAs , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  M. Abramovici,et al.  SMART And FAST: Test Generation for VLSI Scan-Design Circuits , 1986, IEEE Design & Test of Computers.

[12]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[13]  Prabhakar Goel,et al.  An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[14]  Yervant Zorian,et al.  Minimizing the number of test configurations for different FPGA families , 1999, Proceedings Eighth Asian Test Symposium (ATS'99).

[15]  Mitsuo Gen,et al.  Genetic algorithms and engineering design , 1997 .

[16]  Massimo Violante,et al.  A new functional fault model for FPGA application-oriented testing , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[17]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[18]  Gregor Papa,et al.  DETERMINISTIC TEST PATTERN GENERATOR DESIGN WITH GENETIC ALGORITHM APPROACH , 2007 .

[19]  P. Sundararajan,et al.  Consequences and Categories of SRAM FPGA Configuration SEUs , 2003 .

[20]  Zdenek Kotásek,et al.  SEU Simulation Framework for Xilinx FPGA: First Step towards Testing Fault Tolerant Systems , 2011, 2011 14th Euromicro Conference on Digital System Design.

[21]  Franco Fummi,et al.  Genetic algorithms: the philosopher's stone or an effective solution for high-level TPG? , 2003, Eighth IEEE International High-Level Design Validation and Test Workshop.

[22]  Michel Renovell,et al.  Analyzing the test generation problem for an application-oriented test of FPGAs , 2000, Proceedings IEEE European Test Workshop.

[23]  Edward J. McCluskey,et al.  Pseudorandom Testing , 1987, IEEE Transactions on Computers.

[24]  Giovanni Squillero,et al.  Fully automatic test program generation for microprocessor cores , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[25]  Charles E. Stroud,et al.  Built-in self-test of FPGA interconnect , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[26]  Giovanni Squillero,et al.  Automatic test program generation: a case study , 2004, IEEE Design & Test of Computers.

[27]  Ahmad A. Al-Yamani,et al.  Optimized reseeding by seed ordering and encoding , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[28]  Kerstin Eder,et al.  Coverage-Directed Test Generation Automated by Machine Learning -- A Review , 2012, ACM Trans. Design Autom. Electr. Syst..

[29]  William H. Sanders,et al.  Stochastic Activity Networks: Formal Definitions and Concepts , 2002, European Educational Forum: School on Formal Methods and Performance Analysis.

[30]  Fabrizio Lombardi,et al.  Testing memory modules in SRAM-based configurable FPGAs , 1997, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159).

[31]  Paolo Prinetto,et al.  GATTO: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[32]  Gregor Papa,et al.  Genetic algorithm for test pattern generator design , 2010, Applied Intelligence.

[33]  Pascal Bouvry,et al.  Evolutionary Algorithm Parameter Tuning with Sensitivity Analysis , 2011, SIIS.

[34]  David H. Wolpert,et al.  No free lunch theorems for optimization , 1997, IEEE Trans. Evol. Comput..

[35]  Andrea Domenici,et al.  SEU-X: A SEu un-excitability prover for SRAM-FPGAs , 2012, 2012 IEEE 18th International On-Line Testing Symposium (IOLTS).

[36]  Cinzia Bernardeschi,et al.  Simulated Injection of Radiation-Induced Logic Faults in FPGAs , 2011 .

[37]  John H. Holland,et al.  Adaptation in Natural and Artificial Systems: An Introductory Analysis with Applications to Biology, Control, and Artificial Intelligence , 1992 .

[38]  Russell Tessier,et al.  FPGA Architecture: Survey and Challenges , 2008, Found. Trends Electron. Des. Autom..

[39]  R.C. Baumann,et al.  Radiation-induced soft errors in advanced semiconductor technologies , 2005, IEEE Transactions on Device and Materials Reliability.

[40]  Mitsuo Gen,et al.  Genetic Algorithms , 1999, Wiley Encyclopedia of Computer Science and Engineering.

[41]  Elizabeth M. Rudnick,et al.  A genetic algorithm framework for test generation , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[42]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .

[43]  Giovanni Squillero,et al.  Code Generation for Functional Validation of Pipelined Microprocessors , 2004, J. Electron. Test..

[44]  Yuriy A. Skobtsov,et al.  Evolutionary approach to test generation of sequential digital circuits with multiple observation time strategy , 2010, 2010 East-West Design & Test Symposium (EWDTS).

[45]  Mehdi B. Tahoori,et al.  An Analytical Approach for Soft Error Rate Estimation of SRAM-Based FPGAs , 2004 .

[46]  Witold Pedrycz,et al.  Fuzzy clustering with partial supervision , 1997, IEEE Trans. Syst. Man Cybern. Part B.

[47]  William H. Sanders,et al.  The Möbius Framework and Its Implementation , 2002, IEEE Trans. Software Eng..

[48]  Luigi Carro,et al.  Fault-Tolerance Techniques for SRAM-Based FPGAs (Frontiers in Electronic Testing) , 2006 .

[49]  Fabrizio Ferrandi,et al.  Functional Test Generation , 2003 .

[50]  Rakesh Kumar,et al.  Blending Roulette Wheel Selection & Rank Selection in Genetic Algorithms , 2012 .

[51]  Hideo Fujiwara,et al.  On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.

[52]  Andrea Domenici,et al.  Failure probability of SRAM-FPGA systems with Stochastic Activity Networks , 2011, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[53]  Alessandro Paccagnella,et al.  Ion beam testing of ALTERA APEX FPGAs , 2002, IEEE Radiation Effects Data Workshop.

[54]  Daniela Dragomirescu,et al.  FPGA Based High Date Rate Radio Interfaces for Aerospace Wireless Sensor Systems , 2009, 2009 Fourth International Conference on Systems.

[55]  Elizabeth M. Rudnick,et al.  Application of simple genetic algorithms to sequential circuit test generation , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[56]  Daniel G. Saab,et al.  CRIS: a test cultivation program for sequential VLSI circuits , 1992, ICCAD.

[57]  Andrea Domenici,et al.  Failure Probability and Fault Observability of SRAM-FPGA Systems , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[58]  J.J. Wang,et al.  Radiation Hardened FPGA Technology for Space Applications , 2007, 2007 IEEE Aerospace Conference.