A novel 2D filter design methodology for heterogeneous devices

In many image processing applications, fast convolution of an image with a large 2D filter is required. Field programable gate arrays (FPGAs) are often used to achieve this goal due to their fine grain parallelism and reconfigurability. However, the heterogeneous nature of modern reconfigurable devices is not usually considered during design optimization. This paper proposes an algorithm that explores the implementation architecture of 2D filters, targeting the minimization of the required area, by optimizing the usage of the different components in a heterogeneous device. Experiments show that the proposed algorithm can achieve a reduction in the required area in a range o to 70% when compared to current techniques.

[1]  R. Cmar,et al.  A methodology and design environment for DSP ASIC fixed point refinement , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[2]  Wonyong Sung,et al.  Combined word-length optimization and high-level synthesis ofdigital signal processing systems , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Peter Y. K. Cheung,et al.  Migrating functionality from ROMs to embedded multipliers , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[4]  Christos-Savvas Bouganis,et al.  A Steerable Complex Wavelet Construction and Its Implementation on FPGA , 2004, FPL.

[5]  Israel Koren.  Computer arithmetic algorithms , 1993 .

[6]  Shaogang Gong,et al.  Dynamic Vision - From Images to Face Recognition , 2000 .

[7]  G. Strang.  Introduction to Linear Algebra , 1993 .

[8]  Steven J. E. Wilton,et al.  The memory/logic interface in FPGAs with large embedded memory arrays , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Hyeong-Ju Kang,et al.  Digital filter synthesis based on minimal signed digit representation , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[10]  Steven J. E. Wilton,et al.  SMAP: heterogeneous technology mapping for area reduction in FPGAs with embedded memory arrays , 1998, FPGA '98.

[11]  Peter Y. K. Cheung,et al.  Configurable multiplier blocks for embedding in FPGAs , 1998 .

[12]  William H. Press,et al.  Numerical recipes in C , 2002 .

[13]  L. Wanhammar,et al.  Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm , 2002 .

[14]  Patrick Schaumont,et al.  A methodology and design environment for DSP ASIC fixed point refinement , 1999, DATE '99.

[15]  Wayne Luk,et al.  Wordlength optimization for linear digital signal processing , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Alok N. Choudhary,et al.  Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.