Analysis of Residue Integration Sampling With Improved Jitter Immunity

The improved jitter immunity of window residue sampling (WRS) is analyzed in this brief. We build a mathematical model for WRS and compare the signal-to-noise ratio performance with the conventional impulse and integration sampling methods. Simulation results show that WRS has better jitter immunity of approximately 3 dB compared with conventional impulse sampling at the Nyquist input frequency.

[1]  C. Holuigue,et al.  A 20-mW 640-MHz CMOS Continuous-Time $\Sigma\Delta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB , 2006, IEEE Journal of Solid-State Circuits.

[2]  Pavan Kumar Hanumolu,et al.  Continuous-Time Input Pipeline ADCs , 2010, IEEE Journal of Solid-State Circuits.

[3]  Linga Reddy Cenkeramaddi,et al.  Jitter analysis of general charge sampling amplifiers , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[4]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[5]  Hannu Tenhunen,et al.  Suppression of jitter effects in A/D converters through sigma-delta sampling , 2004, IEEE Computer Society Annual Symposium on VLSI.

[6]  Seung-Chul Lee,et al.  A 4.7mW 0.32mm2 10b 30MS/s Pipelined ADC Without a Front-End S/H in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Thomas Blon,et al.  A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB , 2006 .

[8]  Saska Lindfors,et al.  A 3-V 230-MHz CMOS decimation subsampler , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[9]  Y. Akazawa,et al.  Jitter analysis of high-speed sampling systems , 1990 .