3.5 GHz triple cascaded current-reuse low noise amplifier
暂无分享,去创建一个
Sheng-Fuh Chang | Renato Negra | Lei Liao | Tobias D. Werth | Stefan Kaehlert | Dirk Bormann | Muh-Dey Wei
[1] Sang-Gug Lee,et al. CMOS low-noise amplifier design optimization techniques , 2004, IEEE Transactions on Microwave Theory and Techniques.
[2] Sang-Gug Lee,et al. A 5.2GHz LNA in 0.35µm CMOS utilizing inter–stage series resonance and optimizing the substrate resistance , 2002 .
[3] Pietro Andreani,et al. Noise optimization of an inductively degenerated CMOS low noise amplifier , 2001 .
[4] Yeong-Her Wang,et al. A Fully Integrated 5 GHz Low-Voltage LNA Using Forward Body Bias Technology , 2009, IEEE Microwave and Wireless Components Letters.
[5] Sang-Gug Lee,et al. A 5.2-GHz LNA in 0.35-μm CMOS utilizing inter-stage series resonance and optimizing the substrate resistance , 2003, IEEE J. Solid State Circuits.
[6] Ming-Dou Ker,et al. An ESD-protected 5-GHz differential low-noise amplifier in a 130-nm CMOS process , 2008, 2008 IEEE Custom Integrated Circuits Conference.
[7] Huey-Ru Chuang,et al. A 5.7-GHz 0.18-μm CMOS gain-controlled differential LNA with current reuse for WLAN receiver , 2003 .
[8] D.J. Allstot,et al. A g/sub m/-Boosted Current-Reuse LNA in 0.18/spl mu/m CMOS , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.
[9] Todor Cooklev,et al. Air Interface for Fixed Broadband Wireless Access Systems , 2004 .