100${+}$ dB A-Weighted SNR Microphone Preamplifier With On-Chip Decoupling Capacitors

This paper presents the design and realization of a gain-programmable microphone audio preamplifier that does not need external input-decoupling capacitors. Three possible preamplifier implementations with on-chip decoupling capacitors have been presented and compared in terms of audio quality performance, power consumption, and silicon area occupation. The chosen solution has been integrated in a 40-nm digital CMOS process with seven metal layers and a double gate-oxide option. Process fringe capacitors have been used to implement the internal decoupling, amplifying, and dc biasing functions. The active area is 0.19 mm2, whereas the power consumption is 330 μ W at a 1.5-V power supply. Measured dynamic range (DR) and maximum signal-to-noise-and-distortion ratio (SNDR) of approximately 105 dB A-weighted and 101 dB A-weighted, respectively, have been achieved for 0-dB gain and balanced inputs. The preamplifier can process both balanced and single-ended inputs, and its gain can be programmed from 0 to 19.5 dB in 1.5-dB/steps with acceptable performance losses.

[1]  Sergio Pernici,et al.  A high-performance analog front-end 14-bit codec for 2.7-V digital cellular phones , 1998 .

[2]  J. Francisco Duque-Carrillo Constant-Gm Rail-tolRail Common-Mode Range Input State with Minimum CMRR Degradation , 1993 .

[3]  T. Mukherjee,et al.  Issues in path toward integrated acoustic sensor system on chip , 2008, 2008 IEEE Sensors.

[4]  Germano Nicollini,et al.  A 3.3-V 800-nV/sub rms/ noise, gain-programmable CMOS microphone preamplifier design using yield modeling technique , 1993 .

[5]  P.R. Gray,et al.  MOS operational amplifier design-a tutorial overview , 1982, IEEE Journal of Solid-State Circuits.

[6]  Jianlong Chen,et al.  A Low-Power, High-Fidelity Stereo Audio Codec in 0.13 $\mu$m CMOS , 2012, IEEE Journal of Solid-State Circuits.

[7]  Arie van Rhijn Integrated Circuits for High Performance Electret Microphones , 2003 .

[8]  G. Nicollini,et al.  A 1.8 V 14 b audio front end codec for digital cellular phones , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[9]  Bruce A. Wooley,et al.  A 0.7-V 870- W Digital-Audio CMOS , 2009 .

[10]  Cl.-A. Gobet,et al.  Noise analysis of switched capacitor networks , 1983 .

[11]  William Redman-White A high bandwidth constant g/sub m/ and slew-rate rail-to-rail CMOS input circuit and its application to analog cells for low voltage VLSI systems , 1997 .

[12]  Rahul Sarpeshkar,et al.  A low-power high-PSRR current-mode microphone preamplifier , 2003, IEEE J. Solid State Circuits.

[13]  Johan H. Huijsing,et al.  A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure , 1992 .

[14]  P. Gray,et al.  A low-noise chopper-stabilized differential switched-capacitor filtering technique , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[15]  J. F. Duque-Carrillo,et al.  Constant-G/sub m/ rail-to-rail common-mode range input stage with minimum CMRR degradation , 1993 .

[16]  Jianlong Chen,et al.  A 10mW stereo audio CODEC in 0.13µm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[17]  Cheng-Ta Chiang,et al.  A 14-bit oversampled delta-sigma modulator for silicon condenser microphones , 2009, 2009 IEEE Instrumentation and Measurement Technology Conference.

[18]  A. Baschirotto,et al.  A 828μW 1.8V 80dB dynamic-range readout interface for a MEMS capacitive microphone , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.