Novel program versus disturb window characterization for split-gate flash cell

In this letter, a new methodology for program versus disturb window characterization on split gate flash cell is presented for the first time. The window can be graphically illustrated in V/sub wl/ (word-line)-V/sub ss/ (source) domain under a given program current. This method can help us understand quantitatively how the window shifts versus bias conditions and find the optimal program condition. The condition obtained by this method can have the largest tolerance for program bias variations. This methodology was successfully implemented in 0.18-/spl mu/m triple self-aligned (SA3) split-gate cell characterization to provide program condition for 32 M products.

[1]  Rebecca D. Mih,et al.  0.18 um modular triple self-aligned embedded split-gate flash memory , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[2]  Dirk Wellekens,et al.  Embedded HIMOS(R) flash memory in 0.35 /spl mu/m and 0.25 /spl mu/m CMOS technologies , 2000 .

[3]  C.S. Wang,et al.  The impacts of control gate voltage on the cycling endurance of split gate flash memory , 2000, IEEE Electron Device Letters.

[4]  Dana Lee,et al.  A novel 3 volts-only, small sector erase, high density flash E/sup 2/PROM , 1994, Proceedings of 1994 VLSI Technology Symposium.

[5]  Kewal K. Saluja,et al.  Electrical model for program disturb faults in non-volatile memories , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..