Performance Optimization and Evaluation for Torus-Based Optical Networks-on-Chip

As a new trend, torus-based optical networks-on-chip (ONoCs), which can be considered as an extension of a 2-D network topology based on a mesh topology, can overcome the bandwidth limitation of a conventional electrical networks-on-chip. Although ONoCs have many advantages, crosstalk and insertion loss are the two main causes of the performance degradation and network scalability constraints. When traditional crossing and optical routers are used in the original torus structure, a bit error rate of 10-9 is needed for reliable transmission for a network scale of no more than 5 × 5. To improve the performance of torus-based ONoCs and expand network scalability, an optimum crossing of 60° or 120° is applied in an optical router and network for the first time, instead of the conventional crossing fixed at 90°. Furthermore, a mathematical noise analysis model is presented, and then, used in designing an optical communication systems based on a torus-based optical interconnection network. According to the simulation results, optimized torus-based ONoCs have a better signal-to-noise ratio (SNR) for the path-setup link at a certain network scale compared to a traditional network with fixed crossing angle. For example, when the network scale of a torus-based ONoC is 6 × 6 and the input power is 0 dBm, the SNR of a torus-based ONoC using the optimized structure can reach 23.87 dB, which is 2.21 and 9.27 dB higher than those using crux and optimized crossbar routers, respectively.

[1]  Kai Feng,et al.  A formal study on topology and floorplan characteristics of mesh and torus-based optical networks-on-chip , 2013, Microprocess. Microsystems.

[2]  Yiyuan Xie,et al.  Elimination of cross-talk in silicon-on-insulator waveguide crossings with optimized angle , 2011 .

[3]  Luca P. Carloni,et al.  Physical-Layer Modeling and System-Level Design of Chip-Scale Photonic Interconnection Networks , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  F. Xia,et al.  Ultracompact optical buffers on a silicon chip , 2007 .

[5]  Jiang Xu,et al.  Crosstalk Noise Analysis and Optimization in 5$\,\times\,$5 Hitless Silicon-Based Optical Router for Optical Networks-on-Chip (ONoC) , 2012, Journal of Lightwave Technology.

[6]  Dongrui Fan,et al.  A Novel Two-Layer Passive Optical Interconnection Network for On-Chip Communication , 2014, Journal of Lightwave Technology.

[7]  Zhe Wang,et al.  Fat-Tree-Based Optical Interconnection Networks Under Crosstalk Noise Constraint , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Yingtao Jiang,et al.  A Generic Optical Router Design for Photonic Network-on-Chips , 2012, Journal of Lightwave Technology.

[9]  Wei Zhang,et al.  Formal Worst-Case Analysis of Crosstalk Noise in Mesh-Based Optical Networks-on-Chip , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Zhe Wang,et al.  Crosstalk Noise in WDM-Based Optical Networks-on-Chip: A Formal Study and Comparison , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  F. Xia,et al.  Ultra-compact high order ring resonator filters using submicron silicon photonic wires for on-chip optical interconnects. , 2007, Optics express.

[12]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[13]  Lin Yang,et al.  A Universal Method for Constructing N-Port Nonblocking Optical Router for Photonic Networks-On-Chip , 2012, Journal of Lightwave Technology.

[14]  Wei Zhang,et al.  3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Qianfan Xu,et al.  Micrometre-scale silicon electro-optic modulator , 2005, Nature.

[16]  Wei Zhang,et al.  A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[17]  Wei Zhang,et al.  Crosstalk noise and bit error rate analysis for optical network-on-chip , 2010, Design Automation Conference.

[18]  Cary Gunn,et al.  CMOS Photonics for High-Speed Interconnects , 2006, IEEE Micro.

[19]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.

[20]  J. V. Galan,et al.  Low-crosstalk in silicon-on-insulator waveguide crossings with optimized-angle , 2007, 2007 4th IEEE International Conference on Group IV Photonics.

[21]  Hui Chen,et al.  Predictions of CMOS compatible on-chip optical interconnect , 2005, International Workshop on System-Level Interconnect Prediction.

[22]  Wei Zhang,et al.  Systematic Analysis of Crosstalk Noise in Folded-Torus-Based Optical Networks-on-Chip , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Ahmed Amine Jerraya,et al.  Multiprocessor System-on-Chip (MPSoC) Technology , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  William J. Dally,et al.  Design tradeoffs for tiled CMP on-chip networks , 2006, ICS '06.

[25]  Wei Zhang,et al.  Floorplan Optimization of Fat-Tree-Based Networks-on-Chip for Chip Multiprocessors , 2014, IEEE Transactions on Computers.

[26]  J. Dambre,et al.  Integrated optical interconnect for on-chip data transport , 2006, 2006 IEEE North-East Workshop on Circuits and Systems.

[27]  K. Bergman,et al.  High-Performance Modulators and Switches for Silicon Photonic Networks-on-Chip , 2010, IEEE Journal of Selected Topics in Quantum Electronics.

[28]  Sudeep Pasricha,et al.  Exploring hybrid photonic networks-on-chip foremerging chip multiprocessors , 2009, CODES+ISSS '09.

[29]  Wayne H. Wolf,et al.  The future of multiprocessor systems-on-chips , 2004, Proceedings. 41st Design Automation Conference, 2004..

[30]  Eytan Modiano,et al.  On-line routing and wavelength assignment for dynamic traffic in WDM ring and torus networks , 2006, IEEE/ACM Transactions on Networking.

[31]  Michal Lipson,et al.  High-speed data transmission in multi-layer deposited silicon photonics for advanced photonic networks-on-chip , 2011, CLEO: 2011 - Laser Science to Photonic Applications.

[32]  Lin Yang,et al.  Five-port optical router for photonic networks-on-chip. , 2011, Optics express.

[33]  Biswanath Mukherjee,et al.  Wavelength-routed optical networks: linear formulation, resource budgeting tradeoffs, and a reconfiguration study , 2000, TNET.

[34]  Wei Zhang,et al.  A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip , 2009, 2009 IEEE Computer Society Annual Symposium on VLSI.