Model-based synthesis for real-time embedded systems

Model-based design is being increasingly used in the development of real-time embedded control systems due to its capabilities to support early design verification and validation through formal functional models. Similarly as in the case for circuit design, to facilitate the adoption of high level functional models and truly reduce design complexity, it is important to have automated synthesis tools that can generate correct and optimal implementations from those functional models. The development of such synthesis tools has some unique challenges compared to synchronous circuit design - the functional model for real-time embedded systems has more diverse semantics, the implementation platform is more distributed and often asynchronous, and there are often strict timing requirements along with various design objectives such as system performance, safety, security and extensibility. In this paper, we discuss the major challenges in developing model-based synthesis tools for real-time embedded systems, and present an overview of our integrated synthesis flow that addresses task generation, task mapping, and code generation in a holistic fashion. The synthesis process considers a variety of design objectives, and we will highlight the trade-off between timing-related objectives and security.

[1]  Haibo Zeng,et al.  Task Implementation and Schedulability Analysis of Synchronous Finite State Machines , 2011 .

[2]  Peng Deng,et al.  Design synthesis and optimization for automotive embedded systems , 2014, ISPD '14.

[3]  Ahmad-Reza Sadeghi,et al.  EDA for secure and dependable cybercars: Challenges and opportunities , 2012, DAC Design Automation Conference 2012.

[4]  Alberto L. Sangiovanni-Vincentelli,et al.  Moving From Federated to Integrated Architectures in Automotive: The Role of Standards, Methods and Tools , 2010, Proceedings of the IEEE.

[5]  Alberto L. Sangiovanni-Vincentelli,et al.  Taming Dr. Frankenstein: Contract-Based Design for Cyber-Physical Systems , 2012, Eur. J. Control.

[6]  Wayne H. Wolf,et al.  TGFF: task graphs for free , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).

[7]  Alberto L. Sangiovanni-Vincentelli,et al.  Security-aware mapping for TDMA-based real-time distributed systems , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[8]  Peng Deng,et al.  Task synthesis for latency-sensitive synchronous block diagram , 2014, Proceedings of the 9th IEEE International Symposium on Industrial Embedded Systems (SIES 2014).

[9]  Alberto L. Sangiovanni-Vincentelli,et al.  Security-aware mapping for CAN-based real-time distributed automotive systems , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[10]  Peng Deng,et al.  Robust and extensible task implementations of synchronous finite state machines , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[11]  Stavros Tripakis,et al.  Modularity vs. Reusability: Code Generation from Synchronous Block Diagrams , 2008, 2008 Design, Automation and Test in Europe.

[12]  Tomas Olovsson,et al.  Security aspects of the in-vehicle network in the connected car , 2011, 2011 IEEE Intelligent Vehicles Symposium (IV).

[13]  Alberto L. Sangiovanni-Vincentelli,et al.  Quo Vadis, SLD? Reasoning About the Trends and Challenges of System Level Design , 2007, Proceedings of the IEEE.

[14]  Alberto L. Sangiovanni-Vincentelli,et al.  Embedded System Design for Automotive Applications , 2007, Computer.

[15]  Stavros Tripakis,et al.  Modular code generation from synchronous block diagrams: modularity vs. code size , 2009, POPL '09.

[16]  Hovav Shacham,et al.  Comprehensive Experimental Analyses of Automotive Attack Surfaces , 2011, USENIX Security Symposium.

[17]  Wang Yi,et al.  The Digraph Real-Time Task Model , 2011, 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium.