Strained Si/SiGe MOS technology: Improving gate dielectric integrity

Strained Si is recognised as a necessary technology booster for the nanoelectronics regime. This work shows that high levels of stress attainable from globally strained Si/SiGe platforms can benefit gate leakage and reliability in addition to MOSFET channel mobility. Device self-heating due to the low thermal conductivity of SiGe is shown to be the dominating factor behind compromised performance gains in short channel strained Si/SiGe MOSFETs. Novel thin virtual substrates aimed at reducing self-heating effects are investigated. In addition to reducing self-heating effects, the thin virtual substrates provide further improvements to gate oxide integrity, reliability and lifetime compared with conventional thick virtual substrates. This is attributed to the lower surface roughness of the thin virtual substrates which arises due to the reduced interactions of strain-relieving misfit dislocations during thin virtual substrate growth. Good agreement between experimental data and physical models is demonstrated, enabling gate leakage mechanisms to be identified. The advantages and challenges of using globally strained Si/SiGe to advance MOS technology are discussed.

[1]  Douglas J. Paul,et al.  High-performance nMOSFETs using a novel strained Si/SiGe CMOS architecture , 2003 .

[2]  T. Eimori,et al.  Novel locally strained channel technique for high performance 55nm CMOS , 2002, Digest. International Electron Devices Meeting,.

[3]  M. Ieong,et al.  Characteristics and device design of sub-100 nm strained Si N- and PMOSFETs , 2002, 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.01CH37303).

[4]  C. Teichert,et al.  Thin SiGe buffers with high Ge content for n-MOSFETs , 2002 .

[5]  Shi-Li Zhang,et al.  Increased nucleation temperature of NiSi2 in the reaction of Ni thin films with Si1−xGex , 2002 .

[6]  F. Jensen,et al.  On the nature of cross‐hatch patterns on compositionally graded Si1−xGex alloy layers , 1994 .

[7]  E. F. Steigmeier,et al.  Thermal and Electrical Properties of Heavily Doped Ge‐Si Alloys up to 1300°K , 1964 .

[8]  Wilfried Vandervorst,et al.  Development of a new type of SiGe thin strain relaxed buffer based on the incorporation of a carbon-containing layer , 2004 .

[9]  Jurgen Michel,et al.  Totally relaxed GexSi1−x layers with low threading dislocation densities grown on Si substrates , 1991 .

[10]  Investigation of electrical properties of furnace grown gate oxide on strained-Si , 2004 .

[11]  E. Simoen,et al.  Inherent density of point defects in thermal tensile strained (100)Si∕SiO2 entities probed by electron spin resonance , 2006 .

[12]  Y. Tsang,et al.  Impact of strained-Si thickness and Ge out-diffusion on gate oxide quality for strained-Si surface channel n-MOSFETs , 2006, IEEE Transactions on Electron Devices.

[13]  J. Werner,et al.  Defect imaging in ultra-thin SiGe (100) strain relaxed buffers , 2004 .

[14]  Sarah H. Olsen,et al.  Gate leakage mechanisms in strained Si devices , 2006 .

[15]  Jacob Fage-Pedersen,et al.  Boron and phosphorus diffusion in strained and relaxed Si and SiGe , 2003 .

[16]  William Redman-White,et al.  Self-heating effects in SOI MOSFETs and their measurement by small signal conductance techniques , 1996 .

[17]  J. W. Matthews,et al.  Defects in epitaxial multilayers: I. Misfit dislocations* , 1974 .

[18]  A. O'Neill,et al.  Study of single- and dual-channel designs for high-performance strained-Si-SiGe n-MOSFETs , 2004, IEEE Transactions on Electron Devices.

[19]  K. Rim,et al.  Fabrication and analysis of deep submicron strained-Si n-MOSFET's , 2000 .

[20]  A. O'Neill,et al.  Optimisation of channel thickness in strained Si/SiGe MOSFETs , 2003, ESSDERC '03. 33rd Conference on European Solid-State Device Research, 2003..

[21]  T. Tezuka,et al.  Channel structure design, fabrication and carrier transport properties of strained-Si/SiGe-on-insulator (strained-SOI) MOSFETs , 2003, IEEE International Electron Devices Meeting 2003.

[22]  Chenming Hu,et al.  Modeling gate and substrate currents due to conduction- and valence-band electron and hole tunneling [CMOS technology] , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[23]  S. Laux,et al.  Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloys , 1996 .

[24]  E. Fitzgerald,et al.  Surface morphology of related GexSi1−x films , 1992 .

[25]  S. Kamohara,et al.  Thick-Strained-Si/Relaxed-SiGe Structure of High-Performance RF Power LDMOSFETs for Cellular Handsets , 2006, IEEE Transactions on Electron Devices.

[26]  Jack C. Lee,et al.  Impact of Ge on integration of HfO2 and metal gate electrodes on strained Si channels , 2005 .

[27]  R. Agaiby,et al.  Quantifying Self-Heating Effects in Strained Si MOSFETs with Scaling , 2006, 2006 European Solid-State Device Research Conference.

[28]  Y. Yeo,et al.  Process-strained Si (PSS) CMOS technology featuring 3D strain engineering , 2003, IEEE International Electron Devices Meeting 2003.