Dual-metastability fpga-based true random number generator

A novel concept of a true random number generator (TNRG) based on two metastable flip-flops in a FPGA circuit is introduced. Most of metastable based TRNG solutions are based on the assumption of a D-latch (flip-flop) state's uncertainty which is the source of randomness. In the proposed approach direct proximity of the metastable point is not necessary. Difference of the time of response of a pair of nearly metastable flip-flops lies upon the proposed circuit's principle of operation. It can be implemented in common programmable FPGA or CPLD circuits ensuring randomness quality-passing NIST, Diehard and Matlab tests.

[1]  Takayasu Sakurai Optimization of CMOS arbiter and synchronizer circuits with submicrometer MOSFETs , 1988 .

[2]  Sung-il Pae,et al.  DRAM as source of randomness , 2009 .

[3]  J. Navarro,et al.  Metastability behavior of mismatched CMOS flip-flops using state diagram analysis , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[4]  Jun Zhou,et al.  On-Chip Measurement of Deep Metastability in Synchronizers , 2008, IEEE Journal of Solid-State Circuits.

[5]  Wayne P. Burleson,et al.  Entropy extraction in metastability-based TRNG , 2010, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[6]  Trevor Mudge,et al.  True Random Number Generator With a Metastability-Based Quality Control , 2008, IEEE J. Solid State Circuits.

[7]  Piotr Z. Wieczorek,et al.  Non-linear modelling of resolve time in D-latch circuits , 2011, Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2011.