Engine for characterization of defects, overlay, and critical dimension control for double exposure processes for advanced logic nodes

As our ability to scale lithographic dimensions via reduction of actinic wavelength and increase of numerical aperture (NA) comes to an end, we need to find alternative methods of increasing pattern density. Double-Patterning techniques have attracted widespread interest for enabling further scaling of semiconductor devices. We have developed DE2 (develop/etch/develop/etch) and DETO (Double-Expose-Track-Optimized) methods for producing pitch-split patterns capable of supporting 16 and 11-nm node semiconductor devices. The IBM Alliance has established a DETO baseline in collaboration with KT, TEL, ASML and JSR to evaluate commercially available resist-on-resist systems. In this paper we will describe our automated engine for characterizing defectivity, line width and overlay performance for our DETO process.

[1]  Natalia Davydova,et al.  Topological and model based approach to pitch decomposition for double patterning , 2008, European Mask and Lithography Conference.

[2]  Amir Widmann,et al.  Enabling immersion lithography and double patterning , 2007, SPIE Advanced Lithography.

[3]  Tsann-Bim Chiou,et al.  Full-chip pitch/pattern splitting for lithography and spacer double patterning technologies , 2008, Lithography Asia.

[4]  Chris Ngai,et al.  Challenges of 29nm half-pitch NAND Flash STI patterning with 193nm dry lithography and self-aligned double patterning , 2008, Lithography Asia.

[5]  A. Vanleenhove,et al.  A litho-only approach to double patterning , 2007, SPIE Advanced Lithography.

[6]  Vincent Wiaux,et al.  Manufacturability issues with double patterning for 50-nm half-pitch single damascene applications using RELACS shrink and corresponding OPC , 2007, SPIE Advanced Lithography.

[7]  Thomas Gubiotti,et al.  Using scatterometry to improve process control during the spacer pitch splitting process , 2009, Advanced Lithography.

[8]  Sunyoung Koo,et al.  Issues and challenges of double patterning lithography in DRAM , 2007, SPIE Advanced Lithography.

[9]  Sungki Park,et al.  Patterning with amorphous carbon spacer for expanding the resolution limit of current lithography tool , 2007, SPIE Advanced Lithography.

[10]  Robert Routh,et al.  Litho-only double patterning approaches: positive–negative versus positive–positive tone , 2009 .

[11]  Wen Bin Wu,et al.  Double patterning with multilayer hard mask shrinkage for sub-0.25 k1 lithography , 2007, SPIE Advanced Lithography.

[12]  Soichi Inoue,et al.  Impact of patterning strategy on mask fabrication beyond 32nm , 2008, Photomask Japan.

[13]  Jun Ishikawa,et al.  Double patterning requirements for optical lithography and prospects for optical extension without double patterning , 2008, SPIE Advanced Lithography.

[14]  Soichi Inoue,et al.  Ultra-low k1 oxide contact hole formation and metal filling using resist contact hole pattern by double L&S formation method , 2007, SPIE Advanced Lithography.