A 100 MHz timing generator for impulse radio applications

The timing generator is used to generate a 100 MHz timing signal for impulse radio system with timing resolution of 19.5 ps controlled by 9-bit digital input. A fine phase interpolator is used to generate one of the 32 interpolated phases by using common gate buffered switch techniques. The timing generator achieves /spl plusmn/0.3LSB differential nonlinearity and /spl plusmn/2LSB integral nonlinearity. The chip is fabricated in a standard 0.35 /spl mu/m CMOS process and consumes 55 mW power from a 3 V supply. The chip area including pads occupies 1.5/spl times/1.5 mm/sup 2/.

[1]  Changku Hwang,et al.  CMOS low-voltage rail-to-rail V-I converter , 1995, 38th Midwest Symposium on Circuits and Systems. Proceedings.

[2]  D. Kelly,et al.  PulsON second generation timing chip: enabling UWB through precise timing , 2002, 2002 IEEE Conference on Ultra Wideband Systems and Technologies (IEEE Cat. No.02EX580).

[3]  Moe Z. Win,et al.  Impulse radio: how it works , 1998, IEEE Communications Letters.

[4]  B. Razavi,et al.  A 2.75 Gb/s CMOS clock recovery circuit with broad capture range , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).