Device-Circuit Co-Optimization for Robust Design of FinFET-Based SRAMs

A set of device-circuit co-design techniques oriented to increase the resilience of FinFET SRAMs circuits is presented in this paper. Co-optimization of fin ratio, thickness, orientation and height are investigated and its impact on performance and area evaluated.

[1]  Chris H. Kim,et al.  A 3T Gain Cell Embedded DRAM Utilizing Preferential Boosting for High Density and Low Power On-Die Caches , 2011, IEEE Journal of Solid-State Circuits.

[2]  K. Roy,et al.  Technology and circuit design considerations in quasi-planar double-gate SRAM , 2006, IEEE Transactions on Electron Devices.

[3]  I. Aller,et al.  FinFET SRAM for high-performance low-power applications , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[4]  C. Hu,et al.  FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .

[5]  C. Hu,et al.  A spacer patterning technology for nanoscale CMOS , 2002 .

[6]  Kaushik Roy,et al.  Optimization of Surface Orientation for High-Performance, Low-Power and Robust FinFET SRAM , 2006, IEEE Custom Integrated Circuits Conference 2006.

[7]  M. Bohr,et al.  Asymmetric source/drain extension transistor structure for high performance sub-50 nm gate length CMOS devices , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[8]  Kaushik Roy,et al.  FinFET SRAM: Optimizing Silicon Fin Thickness and Fin Ratio to Improve Stability at iso Area , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[9]  Kazuya Ohuchi,et al.  Source/drain engineering for sub 100-nm technology node , 2002, Ion Implantation Technology. 2002. Proceedings of the 14th International Conference on.

[10]  F. Moradi,et al.  Asymmetrically Doped FinFETs for Low-Power Robust SRAMs , 2011, IEEE Transactions on Electron Devices.

[11]  Zheng Guo,et al.  The impact of assist-circuit design for 22nm SRAM and beyond , 2012, 2012 International Electron Devices Meeting.

[12]  K. Roy,et al.  Device-Optimization Technique for Robust and Low-Power FinFET SRAM Design in NanoScale Era , 2007, IEEE Transactions on Electron Devices.

[13]  Zhiyu Liu,et al.  An independent-gate FinFET SRAM cell for high data stability and enhanced integration density , 2007, 2007 IEEE International SOC Conference.

[14]  K. Roy,et al.  Tri-Mode Independent-Gate FinFETs for Dynamic Voltage/Frequency Scalable 6T SRAMs , 2011, IEEE Transactions on Electron Devices.

[15]  T. Ludwig,et al.  FinFET technology for future microprocessors , 2003, 2003 IEEE International Conference on SOI.

[16]  Kelin Kuhn,et al.  Managing Process Variation in Intel’s 45nm CMOS Technology , 2008 .

[17]  Kaushik Roy,et al.  Exploration of device-circuit interactions in FinFET-based memories for sub-15nm technologies using a mixed mode quantum simulation framework: Atoms to systems , 2011, 2011 International Electron Devices Meeting.

[18]  Pushkar Ranade,et al.  Work Function Engineering of Molybdenum Gate Electrodes by Nitrogen Implantation , 2001 .