On the effect of width of metallic armchair graphene nanoribbons in plasmonic waveguide applications

Graphene demonstrates superior electronic properties that make it a potential candidate for future electronic systems. Graphene, additionally, support surface plasmon oscillations, which in turn makes graphene attractive for optoelectronics because of its planar structure and its conductivity properties. When a graphene layer is confined in one dimension, a graphene nanoribbon arises, with proerties differing from the original two dimensional graphene. In this paper we study the main properties of plasmon oscillations on metallic armchair graphene nanoribbons using the dielectric function obtained through the random phase approximation. We mainly study the effect of the graphene nanoribbon width on the plasmon propagation length using numerical techniques to extract the dispersion relation of graphene nanoribbons and the propagation properties of palsmons on graphene nanoribbons.

[1]  Yehea I. Ismail,et al.  Accurate analytical delay modeling of CMOS clock buffers considering power supply variations , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[2]  Yehia Massoud,et al.  Adaptive Ratio-Size Gates for Minimum-Energy Operation , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  S. Kirolos,et al.  Mitigating power-supply induced delay variations using self adjusting clock buffers , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[4]  Arthur Nieuwoudt,et al.  SOC-NLNA: synthesis and optimization for fully integrated narrow-band CMOS low noise amplifiers , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[5]  Yehia Massoud,et al.  Estimation of Capacitive Crosstalk-Induced Short-Circuit Energy , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[6]  Y. Massoud,et al.  RC circuit model for multi-walled carbon nanotubes , 2007, 2007 7th IEEE Conference on Nanotechnology (IEEE NANO).

[7]  T. Ragheb,et al.  Analytical modeling of common-gate low noise amplifiers , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[8]  Richard G. Baraniuk,et al.  On the feasibility of hardware implementation of sub-Nyquist random-sampling based analog-to-information conversion , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[9]  Yehea Ismail,et al.  Gasping the impact of on-chip inductance , 2001 .

[10]  Yehia Massoud,et al.  Accurate Loop Self Inductance Bound for Efficient Inductance Screening , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Y. Massoud,et al.  RLC Ladder Model for Scattering in Single Metallic Nanoparticles , 2006, IEEE Transactions on Nanotechnology.

[12]  Arthur Nieuwoudt,et al.  Predicting the Performance and Reliability of Carbon Nanotube Bundles for On-Chip Interconnect , 2007, 2007 Asia and South Pacific Design Automation Conference.

[13]  Yehia Massoud,et al.  Optical range microcavities and filters using multiple dielectric layers in metal-insulator-metal structures. , 2007, Journal of the Optical Society of America. A, Optics, image science, and vision.

[14]  Y. Massoud,et al.  An accurate closed-form analytical model of single nanoshells for cancer treatment , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[15]  Arthur Nieuwoudt,et al.  Efficient Simulation of Subwavelength Plasmonic Waveguides Using Implicitly Restarted Arnoldi , 2006 .

[16]  Arthur Nieuwoudt,et al.  Systematic Design Optimization Methodology for Multi-Band CMOS Low Noise Amplifiers , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[17]  Yehia Massoud,et al.  On the design of customizable low-voltage common-gate LNA-mixer pair using current and charge reusing techniques , 2008, GLSVLSI '08.

[18]  Yehia Massoud,et al.  FastMag: a 3-D magnetostatic inductance extraction program for structures with permeable materials , 2002, ICCAD 2002.

[19]  Andre K. Geim,et al.  The rise of graphene. , 2007, Nature materials.

[20]  Arthur Nieuwoudt,et al.  Robust automated synthesis methodology for integrated spiral inductors with variability , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[21]  Narayanan Vijaykrishnan,et al.  Mitigating Thermal Effects on Clock Skew with Dynamically Adaptive Drivers , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[22]  Arthur Nieuwoudt,et al.  Assessing the Implications of Process Variations on Future Carbon Nanotube Bundle Interconnect Solutions , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[23]  Greg Link,et al.  Thermally robust clocking schemes for 3D integrated circuits , 2007 .

[24]  Michael S. McCorquodale,et al.  Efficient analytical modeling techniques for rapid integrated spiral inductor prototyping , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[25]  L.brey,et al.  Elementary Electronic Excitations in Graphene Nanoribbons , 2007, cond-mat/0701787.

[26]  Y. Massoud,et al.  Evaluating the impact of resistance in carbon nanotube bundles for VLSI interconnect using diameter-dependent modeling techniques , 2006, IEEE Transactions on Electron Devices.

[27]  L. Brey,et al.  Elementary electronic excitations in graphene nanoribbons , 2007 .

[28]  S. Kirolos,et al.  Adaptive SRAM design for dynamic voltage scaling VLSI systems , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[29]  Arthur Nieuwoudt,et al.  Hierarchical Optimization Methodology for Wideband Low Noise Amplifiers , 2007, 2007 Asia and South Pacific Design Automation Conference.

[30]  Kartik Mohanram,et al.  Parameter-Variation-Aware Analysis for Noise Robustness , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[31]  Y. Massoud,et al.  Analytical modeling of loop self inductance bound for inductance-aware physical synthesis , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[32]  Y. Massoud,et al.  An RLC Ladder Model for the Equivalent Impedance of Single Metal Nanoparticles in Electromagnetic Field , 2006, 2006 IEEE MTT-S International Microwave Symposium Digest.

[33]  S. Kirolos,et al.  Practical Issues in Implementing Analog-to-Information Converters , 2006, 2006 6th International Workshop on System on Chip for Real Time Applications.

[34]  Yehea I. Ismail,et al.  Power-supply-variation-aware timing analysis of synchronous systems , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[35]  Jamil Kawa,et al.  Managing on-chip inductive effects , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[36]  Kartik Mohanram,et al.  Analytical model-based technique for efficient evaluation of noise robustness considering parameter variations , 2009 .

[37]  D. Jena,et al.  Mobility in semiconducting graphene nanoribbons: Phonon, impurity, and edge roughness scattering , 2008, 0807.0183.

[38]  Jacob K. White,et al.  Fast Inductance Extraction of 3-D Structures with Non-constant Permeabilities , 1998 .

[39]  T. Ragheb,et al.  Analytical modeling methodology for ultrawideband low noise amplifiers with generalized filter-based impedance matching , 2007 .

[40]  Y. Massoud,et al.  Accurate Resistance Modeling for Carbon Nanotube Bundles in VLSI Interconnect , 2006, 2006 Sixth IEEE Conference on Nanotechnology.

[41]  Adnan Aziz,et al.  Provisioning On-Chip Networks under Buffered RC Interconnect Delay Variations , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[42]  Yehia Massoud,et al.  Robust wide range of supply-voltage operation using continuous adaptive size-ratio gates , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[43]  Arthur Nieuwoudt,et al.  Variability-Aware Multilevel Integrated Spiral Inductor Synthesis , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[44]  T. Ragheb,et al.  Modeling of 3.1-10.6 GHz CMOS Filter-Based Low Noise Amplifier for Ultra-Wideband Receivers , 2006, 2006 IEEE Annual Wireless and Microwave Technology Conference.

[45]  Y. Massoud,et al.  On the Impact of Process Variations for Carbon Nanotube Bundles for VLSI Interconnect , 2007, IEEE Transactions on Electron Devices.

[46]  Y. Massoud,et al.  Performance Implications of Inductive Effects for Carbon-Nanotube Bundle Interconnect , 2007, IEEE Electron Device Letters.

[47]  Arthur Nieuwoudt,et al.  Modeling and Design of Ultrawideband Low Noise Amplifiers with Generalized Impedance Matching Networks , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[48]  Yehia Massoud,et al.  Design of a maximally flat optical low pass filter using plasmonic nanostrip waveguides. , 2007, Optics express.

[49]  Arthur Nieuwoudt,et al.  Design optimization of switchable multi-port spiral inductors , 2007 .

[50]  S. Kirolos,et al.  A prototype hardware for random demodulation based compressive analog-to-digital conversion , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[51]  Amir Hosseini,et al.  A fault-aware dynamic routing algorithm for on-chip networks , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[52]  Y. Massoud,et al.  On the Selection of Spectral Zeros for Generating Passive Reduced Order Models , 2006, 2006 6th International Workshop on System on Chip for Real Time Applications.

[53]  S. Kirolos,et al.  A model-based technique for efficient evaluation of noise robustness , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[54]  Yehia Massoud,et al.  Automated Design Solutions for Fully Integrated Narrow-Band Low Noise Amplifiers , 2006, 2006 6th International Workshop on System on Chip for Real Time Applications.

[55]  Y. Massoud,et al.  Understanding the Impact of Inductance in Carbon Nanotube Bundles for VLSI Interconnect Using Scalable Modeling Techniques , 2006, IEEE Transactions on Nanotechnology.

[56]  Yehia Massoud,et al.  On the accuracy of return path assumption for loop inductance extraction for 0.1 /spl mu/m technology and beyond , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[57]  Adnan Aziz,et al.  Implementing DSP Algorithms with On-Chip Networks , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[58]  Qing Su,et al.  Accurate modeling of substrate resistive coupling for floating substrates , 2006, TODE.

[59]  Arthur Nieuwoudt,et al.  Multi-level approach for integrated spiral inductor optimization , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[60]  Y. Massoud,et al.  Accurate Analytical Spiral Inductor Modeling Techniques for Efficient Design Space Exploration , 2006, IEEE Electron Device Letters.

[61]  W. Marsden.  I and J , 2012 .

[62]  S. Kirolos,et al.  DepartmentofElectricalandComputerEngineering,RiceUniversity,Houston,TX DepartmentsofMathematicsandEECS,UniversityofMichigan,AnnArbor,MI , 2022 .

[63]  S. Kirolos,et al.  Supply Voltage Adaptive Low-Power Circuit Design , 2006, 2006 IEEE Dallas/CAS Workshop on Design, Applications, Integration and Software.

[64]  Y. Massoud,et al.  Efficient Simulation of Subwavelength Plasmonic Waveguides Using Implicitly Restarted Arnoldi , 2006, 2006 Sixth IEEE Conference on Nanotechnology.

[65]  Y. Massoud,et al.  On the Optimal Design, Performance, and Reliability of Future Carbon Nanotube-Based Interconnect Solutions , 2008, IEEE Transactions on Electron Devices.

[66]  Jacob K. White,et al.  Simulation and modeling of the effect of substrate conductivity on coupling inductance and circuit crosstalk , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[67]  Arthur Nieuwoudt,et al.  Model order reduction using spline-based dynamic multi-point rational interpolation for passive circuits , 2007 .

[68]  Jamil Kawa,et al.  Modeling and analysis of differential signaling for minimizing inductive cross-talk , 2001, DAC '01.

[69]  Narayanan Vijaykrishnan,et al.  Assessing Carbon Nanotube Bundle Interconnect for Future FPGA Architectures , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[70]  Y. Massoud,et al.  A closed-form analytical model for single nanoshells , 2006, IEEE Transactions on Nanotechnology.

[71]  Arthur Nieuwoudt,et al.  Wavelet-Based Passivity Preserving Model Order Reduction for Wideband Interconnect Characterization , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[72]  Jacob K. White,et al.  Improving the generality of the fictitious magnetic charge approach to computing inductances in the presence of permeable materials , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[73]  Y. Massoud,et al.  Optimizing the Design of Tunable Spiral Inductors for On-Chip Wireless Applications , 2006, 2006 IEEE Annual Wireless and Microwave Technology Conference.

[74]  Arthur Nieuwoudt,et al.  Analytical wide-band modeling of high frequency resistance in integrated spiral inductors , 2007 .

[75]  Y. Massoud,et al.  Predicting the Performance of Low-Loss On-Chip Inductors Realized Using Carbon Nanotube Bundles , 2008, IEEE Transactions on Electron Devices.

[76]  Arthur Nieuwoudt,et al.  Numerical Design Optimization Methodology for Wideband and Multi-Band Inductively Degenerated Cascode CMOS Low Noise Amplifiers , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[77]  Yehia Massoud Junfeng Wang Jacob White.  Accurate Inductance Extraction with Permeable Materials Using , 1999 .

[78]  Y. Massoud,et al.  Efficient modeling of substrate eddy currents for integrated spiral inductor design automation , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[79]  Arthur Nieuwoudt,et al.  Increasing Manufacturing Yield for Wideband RF CMOS LNAs in the Presence of Process Variations , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[80]  Arthur Nieuwoudt,et al.  Efficient modeling of integrated narrow-band low noise amplifiers for design space exploration , 2006, GLSVLSI '06.

[81]  Yehia Massoud,et al.  Reducing pessimism in RLC delay estimation using an accurate analytical frequency dependent model for inductance , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..