A low noise CMOS image sensor with a 14-bit two-step single-slope ADC and a column self-calibration technique
暂无分享,去创建一个
[1] T. Arakawa,et al. A 60 mW 10 b CMOS image sensor with column-to-column FPN reduction , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).
[2] Jae-Hong Kim,et al. A 14b extended counting ADC implemented in a 24Mpixel APS-C CMOS image sensor , 2012, 2012 IEEE International Solid-State Circuits Conference.
[3] H. Ohtake,et al. A 33-Megapixel 120-Frames-Per-Second 2.5-Watt CMOS Image Sensor With Column-Parallel Two-Stage Cyclic Analog-to-Digital Converters , 2012, IEEE Transactions on Electron Devices.
[4] Minho Kwon,et al. A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel $\Delta \Sigma$ ADC Architecture , 2011, IEEE Journal of Solid-State Circuits.
[5] M.F. Snoeij,et al. Multiple-Ramp Column-Parallel ADC Architectures for CMOS Image Sensors , 2007, IEEE Journal of Solid-State Circuits.
[6] Seog-Heon Ham,et al. A new Correlated Double Sampling and Single slope ADC circuit for CMOS Image Sensors , 2004 .