nMOS reversible energy recovery logic for ultra-low-energy applications

We propose a new fully reversible adiabatic logic, nMOS reversible energy recovery logic (nRERL), which uses nMOS transistors only and a simpler 6-phase clocked power. Its area overhead and energy consumption are smaller, compared with the other fully adiabatic logics. We employed bootstrapped nMOS switches to simplify the nRERL circuits. With the simulation results for a full adder, we confirmed that the nRERL circuit consumed substantially less energy than the other adiabatic logic circuits at low-speed operation. We evaluated a test chip implemented with 0.8-/spl mu/m CMOS technology, which included a chain of nRERL inverters integrated with a clocked power generator. The nRERL inverter chain of 2400 stages consumed the minimum energy at V/sub dd/=3.5 V at 55 kHz, where the adiabatic and leakage losses are about equal, which is only 4.50% of the dissipated energy of its corresponding CMOS circuit at V/sub dd/=0.9 V. In conclusion, nRERL is more suitable than the other adiabatic logic circuits for the applications that do not require high performance but low energy consumption.

[1]  Thomas F. Knight,et al.  Asymptotically Zero Energy Split-Level Charge Recovery Logic , 1994 .

[2]  Deog-Kyoon Jeong,et al.  An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.

[3]  Nestoras Tzartzanis,et al.  Design and analysis of a low-power energy-recovery adder , 1995, Proceedings. Fifth Great Lakes Symposium on VLSI.

[4]  Vojin G. Oklobdzija,et al.  Clocked CMOS Adiabatic Logic with Single AC Power Supply , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[5]  Soo-Ik Chae,et al.  A 16-bit carry-lookahead adder using reversible energy recovery logic for ultra-low-energy systems , 1999 .

[6]  Nestoras Tzartzanis,et al.  Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[7]  N. Tzartzanis,et al.  Clock-powered logic for a 50 MHz low-power RISC datapath , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[8]  Joonho Lim,et al.  Reversible Energy Recovery Logic Circuits and Its 8-Phase Clocked Power Generator for Ultra-Low-Power Applications , 1999 .

[9]  John S. Denker,et al.  2nd order adiabatic computation with 2N-2P and 2N-2N2P logic circuits , 1995, ISLPED '95.

[10]  Priyadarsan Patra.  Approaches to design of circuits for low-power computation , 1996 .

[11]  Charles H. Bennett,et al.  The thermodynamics of computation—a review , 1982 .

[12]  Joonho Lim,et al.  Reversible energy recovery logic circuit without non-adiabatic energy loss , 1998 .

[13]  Kaushik Roy,et al.  Energy recovery circuits using reversible and partially reversible logic , 1996 .

[14]  R. Merkle.  Reversible electronic logic using switches , 1993 .