Modeling and simulation of an i860-based multiprocessor

This paper presents the modeling and simulation of a multiprocessor architecture. The methodology included cycle-by-cycle uniprocessor simulation, trace driven multiprocessor simulation, and high-level simulation in an architecture design and assessment system (ADAS). The multiprocessor was designed for digital signal processing (DSP) and used single-chip Intel i860 processors with a shared global memory. The ADAS simulations were found to be most useful for initial simulations, scheduling, and feasibility assessment. The trace driven simulations were found to be very useful for predicting exact performance and for evaluating changes to the DSP algorithms. >

[1]  A.Y.C. Yu,et al.  Microprocessor technology trends , 1986, Proceedings of the IEEE.

[2]  M. W. Rhodehamel.  The bus interface and paging units of the i860 microprocessor , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[3]  Matthew J. Thazhuthaveetil,et al.  Application-dependent simulation of microprocessor-based multiprocessors , 1990 .

[4]  J. C. Heudin,et al.  RISC Architectures , 1992 .

[5]  D. Douglass,et al.  Architectural features of the i860-microprocessor RISC core and on-chip caches , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  Michel Dubois,et al.  Trace-Driven Simulations of Parallel and Distributed Algorithms in Multiprocessors , 1986, International Conference on Parallel Processing.

[7]  H. P. Sit,et al.  An 80 MFLOPS floating-point engine in the Intel i860 processor , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[8]  S. Ong,et al.  Trace driven modelling and performance evaluation of tightly coupled multiprocessor systems , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[9]  S. Yalamanchili,et al.  Modeling and analysis of multiprocessor architectures , 1989 .

[10]  Konstantinos Konstantinides,et al.  Task allocation and scheduling models for multiprocessor digital signal processing , 1990, IEEE Trans. Acoust. Speech Signal Process..

[11]  J. W. Ianniello,et al.  A multimode radar signal processor , 1990, 9th IEEE/AIAA/NASA Conference on Digital Avionics Systems.

[12]  Edward A. Lee,et al.  Frigg: a simulation environment for multiple-processor DSP system development , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.