Two approaches to improve FPGA performance for the stereo camera of the Chang'E-1 satellite

This article outlines the design of the CCD Stereo Camera optical sensor on the Chang'E-1 (CE-1) satellite which was created for China's first Lunar Exploration Program. The camera was designed to acquire three-dimensional stereoscopic images of the lunar surface based upon three-line array photogrammetric theory. A frame transfer CCD with 1024x1024 pixels is used to build a particular three-line array sensor. One of the main parts of this article is the design methodologies for the digital hardware readout circuits of the particular three-line array sensor using FPGA. At the beginning of the project, advanced high performance devices were not available, and the available FPGA was ACTEL¿s anti-fuse type A1020B, which has limited speed performance and logical resources. The FPGA implementation therefore is supported by two novel approaches to resolve two problems due to the device limitations. The results of the on-board flight validate that the proposed methodologies were successful.

[1]  He Yinghong.  Design and On-orbit Measurement of Chang' E-1 Satellite CCD Stereo Camera , 2009 .

[2]  Jih-Jong Wang,et al.  SRAM based re-programmable FPGA for space applications , 1999 .

[3]  X. Bin.  Lunar Exploration Optics , 2009 .

[4]  Liang Tang.  Automated reconstruction of exterior orientation of the Mars'94 HRSC and WAOSS imagery , 1993, Proceedings of IGARSS '93 - IEEE International Geoscience and Remote Sensing Symposium.

[5]  Jin Chang,et al.  Primary scientific results of Chang’E-1 lunar mission , 2010 .

[6]  Masanobu Shimada,et al.  Advanced Land Observing Satellite (ALOS) and Monitoring Global Environmental Change , 2010, Proceedings of the IEEE.

[7]  Wei Zuo,et al.  The global image of the Moon obtained by the Chang’E-1: Data processing and lunar cartography , 2010 .

[8]  Randy H. Katz,et al.  Contemporary Logic Design , 2004 .

[9]  J.J. Wang,et al.  Radiation Hardened FPGA Technology for Space Applications , 2007, 2007 IEEE Aerospace Conference.

[10]  Gerald C. Holst,et al.  CCD arrays, cameras, and displays , 1996 .

[11]  Suitability of reprogrammable FPGAs in space applications , 2002 .

[12]  Mike Sandoe,et al.  Field programmable gate arrays: Evaluation report for space-flight application , 1992 .

[13]  R. Koga,et al.  SEU hardening of field programmable gate arrays (FPGAs) for space applications and device characterization , 1994 .

[14]  Charles D. Norton,et al.  An evaluation of the Xilinx Virtex-4 FPGA for on-board processing in an advanced imaging system , 2009, 2009 IEEE Aerospace conference.

[15]  Marcus J. French,et al.  Single-chip CCD waveform generator and sequencer , 1998, Astronomical Telescopes and Instrumentation.

[16]  Kenneth A. LaBel,et al.  Radiation effects on current field programmable technologies , 1997 .

[17]  Dieter Meissner,et al.  Moms-02 a Multispectral Stereo Scanner for the Second German Spacelab Mission D2 , 1991, [Proceedings] IGARSS'91 Remote Sensing: Global Monitoring for Earth Management.