Diode-Type NAND Flash Memory Cell String Having Super-Steep Switching Slope Based on Positive Feedback

A positive feedback (PF) mechanism was adopted for the first time in the cell string of a 3-D NAND flash memory where n+ and p+ regions are formed on both ends of the string to implement a diode-type cell string. The body consists of a tube-type poly-Si channel. To generate the PF in the channel during a read operation, a new read operation scheme is proposed. In this paper, the simulator was calibrated in terms of trap density (Dit) of a poly-Si channel extracted from fabricated 3-D NAND flash memory cells. By utilizing the PF, a NAND flash memory cell in a cell string has a steep subthreshold swing of <;1 mV/decade.

[1]  Byung-Gook Park,et al.  Characterization of traps in 3-D stacked NAND flash memory devices with tube-type poly-Si channel structure , 2012, 2012 International Electron Devices Meeting.

[2]  Lateral polysilicon pn diodes: current-voltage characteristics simulation between 200 K and 400 K using a numerical approach , 1994 .

[3]  Cyrille Le Royer,et al.  Z2-FET used as 1-transistor high-speed DRAM , 2012, 2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[4]  Byung-Gook Park,et al.  Effect of traps on transient bit-line current behavior in word-line stacked nand flash memory with poly-Si body , 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers.

[5]  Yi-Hsuan Hsiao,et al.  A novel dual-channel 3D NAND flash featuring both N-channel and P-channel NAND characteristics for bit-alterable Flash memory and a new opportunity in sensing the stored charge in the WL space , 2013, 2013 IEEE International Electron Devices Meeting.

[6]  Dong Woo Kim,et al.  Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory , 2006, 2009 Symposium on VLSI Technology.

[7]  Andrea L. Lacaita,et al.  Dynamic Analysis of Current-Voltage Characteristics of Nanoscale Gated-Thyristors , 2013, IEEE Electron Device Letters.

[8]  Y. Iwata,et al.  Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory , 2007, 2007 IEEE International Electron Devices Meeting.

[9]  Andrea L. Lacaita,et al.  Working Principles of a DRAM Cell Based on Gated-Thyristor Bistability , 2014, IEEE Electron Device Letters.

[10]  A. Zaslavsky,et al.  A Compact Capacitor-Less High-Speed DRAM Using Field Effect-Controlled Charge Regeneration , 2012, IEEE Electron Device Letters.

[11]  Rajesh Gupta,et al.  Reliability of thyristor-based memory cells , 2009, 2009 IEEE International Reliability Physics Symposium.

[12]  Byung-Gook Park,et al.  Suppression of Read Disturb Fail Caused by Boosting Hot Carrier Injection Effect for 3-D Stack NAND Flash Memories , 2014, IEEE Electron Device Letters.

[13]  Cyrille Le Royer,et al.  Progress in Z2-FET 1T-DRAM: Retention time, writing modes, selective array operation, and dual bit storage , 2013 .

[14]  A. Zaslavsky,et al.  A feedback silicon-on-insulator steep switching device with gate-controlled carrier injection , 2012 .

[16]  Tsu-Jae King Liu,et al.  Programming characteristics of the steep turn-on/off feedback FET (FBFET) , 2006, 2009 Symposium on VLSI Technology.

[17]  A. Zaslavsky,et al.  Z2-FET: A zero-slope switching device with gate-controlled hysteresis , 2012, Proceedings of Technical Program of 2012 VLSI Technology, System and Application.

[18]  U. E. Avci,et al.  Floating-Body Diode—A Novel DRAM Device , 2012, IEEE Electron Device Letters.