Effect of the Single- and Dual-k Spacers on a Negative-capacitance Fin Field-effect Transistor

[1]  V. Narendar,et al.  Design insights into RF/analog and linearity/distortion of spacer engineered multi‐fin SOI FET for terahertz applications , 2021, International Journal of RF and Microwave Computer-Aided Engineering.

[2]  J. Davim,et al.  High-k Materials in Multi-Gate FET Devices , 2021 .

[3]  V. Narendar,et al.  Performance improvement of spacer engineered n-type SOI FinFET at 3-nm gate length , 2021, AEU - International Journal of Electronics and Communications.

[4]  V. Narendar,et al.  A Comprehensive Analysis of Junctionless Tri-Gate (TG) FinFET Towards Low-Power and High-Frequency Applications at 5-nm Gate Length , 2021, Silicon.

[5]  A. Rana,et al.  Impact of Spacer Configuration on Negative Capacitance Multi Gate Junctionless FET , 2021, 2021 International Conference on Computer Communication and Informatics (ICCCI).

[6]  Ajay Kumar,et al.  Numerical assessment of high-k spacer on symmetric S/D underlap GAA junctionless accumulation mode silicon nanowire MOSFET for RFIC design , 2021 .

[7]  Kai Zhang,et al.  Superior Performance of a Negative-capacitance Double-gate Junctionless Field-effect Transistor with Additional Source-drain Doping , 2020 .

[8]  D. Kwon,et al.  Vertically Stacked Gate-All-Around Structured Tunneling-Based Ternary-CMOS , 2020, IEEE Transactions on Electron Devices.

[9]  N. Sugita,et al.  Correction to: Abrupt initiation of material removal by focusing continuous-wave fiber laser on glass , 2020, Applied Physics A.

[10]  P. Su,et al.  Performance Evaluation of Logic Circuits with 2D Negative-Capacitance FETs Considering the Impact of Spacers , 2020, 2020 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA).

[11]  Kai Zhang,et al.  Analog / RF Performance Analysis of Nanometer Negative Capacitance FDSOI Transistors , 2020 .

[12]  Yanling Shi,et al.  Novel Reconfigurable Field-Effect Transistor With Asymmetric Spacer Engineering at Drain Side , 2020, IEEE Transactions on Electron Devices.

[13]  V. Narendar,et al.  Investigation of Short Channel Effects (SCEs) and Analog/RF Figure of Merits (FOMs) of Dual-Material Bottom-Spacer Ground-Plane (DMBSGP) FinFET , 2019, Silicon.

[14]  H. Mattausch,et al.  Advanced Short-Channel-Effect Modeling With Applicability to Device Optimization—Potentials and Scaling , 2019, IEEE Transactions on Electron Devices.

[15]  C. Hu,et al.  Spacer Engineering in Negative Capacitance FinFETs , 2019, IEEE Electron Device Letters.

[16]  S. K. Das,et al.  Effect of High-K Spacer on the Performance of Non-Uniformly doped DG-MOSFET , 2019, 2019 Devices for Integrated Circuit (DevIC).

[17]  Jörg Henkel,et al.  Negative Capacitance Transistor to Address the Fundamental Limitations in Technology Scaling: Processor Performance , 2018, IEEE Access.

[18]  Hong Zhou,et al.  Negative Capacitance, n-Channel, Si FinFETs: Bi-directional Sub-60 mV/dec, Negative DIBL, Negative Differential Resistance and Improved Short Channel Effect , 2018, 2018 IEEE Symposium on VLSI Technology.

[19]  Chenming Hu,et al.  Engineering Negative Differential Resistance in NCFETs for Analog Applications , 2018, IEEE Transactions on Electron Devices.

[20]  Rajneesh Sharma,et al.  Impact of High-k Spacer on Device Performance of Nanoscale Underlap Fully Depleted SOI MOSFET , 2018, J. Circuits Syst. Comput..

[21]  Yue Peng,et al.  Negative Differential Resistance in Negative Capacitance FETs , 2018, IEEE Electron Device Letters.

[22]  Mengwei Si,et al.  Hysteresis-free negative capacitance germanium CMOS FinFETs with Bi-directional Sub-60 mV/dec , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[23]  Yue Peng,et al.  Frequency dependence of performance in Ge negative capacitance PFETs achieving sub-30 mV/decade swing and 110 mV hysteresis at MHz , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[24]  Hyungcheol Shin,et al.  Investigation and analysis of dual-k spacer with different materials and spacer lengths for nanowire-FET performance , 2017 .

[25]  Asif Islam Khan,et al.  Effects of the Variation of Ferroelectric Properties on Negative Capacitance FET Characteristics , 2016, IEEE Transactions on Electron Devices.

[26]  Chenming Hu,et al.  Sub-60mV-swing negative-capacitance FinFET without hysteresis , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[27]  Zhifeng Zhao,et al.  Negative drain-induced barrier lowering and negative differential resistance effects in negative-capacitance transistors , 2021, Microelectron. J..

[28]  N. Sugita,et al.  Correction to: Abrupt initiation of material removal by focusing continuous-wave fiber laser on glass , 2020 .