VLSI implementation of CRC-32 for 10 Gigabit Ethernet

For 10 Gigabit Ethernet a CRC-32 generation is essential and timing critical. Many efficient software algorithms have been proposed for CRC generation. In this work we use an algorithm based on the properties of Galois fields, which gives very efficient hardware. The CRC generator has been implemented and simulated in both standard cells and a full-custom design technique. In standard cells from the UMC 0.18 micron library a throughput of 8.7 Gb/s has been achieved. In the full-custom design for AMS 0.35 micron process we have achieved a throughput of 5.0 Gb/s. The conclusion, based on extrapolation of device characteristics, is that CRC-32 generation for 10 Gb/s can be designed with standard cells in a 0.15 micron process technology, or using full-custom design techniques in a 0.18 micron process technology.

[1]  Ross N. Williams.  A painless Guide to CRC Error Detection Algorithms , 1993 .

[2]  R. F. Hobson,et al.  A high-performance CMOS 32-bit parallel CRC engine , 1999 .

[3]  Wu-Shiung Feng,et al.  New efficient designs for XOR and XNOR functions on the transistor level , 1994, IEEE J. Solid State Circuits.

[4]  René J. Glaise,et al.  Fast CRC calculation , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.

[5]  Dake Liu,et al.  CRC generation for protocol processing , 2000 .

[6]  Dake Liu,et al.  Configuration-based architecture for high speed and general-purpose protocol processing , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[7]  Keshab K. Parhi,et al.  Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors , 1999 .