Criticality and Sensitivity Analysis for Incremental Performance Optimization of Asynchronous Pipelines
暂无分享,去创建一个
[1] Jordi Cortadella,et al. Performance optimization of elastic systems using buffer resizing and buffer insertion , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.
[2] Jie-Hong R. Jiang,et al. Scalable Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits , 2016, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Alex Kondratyev,et al. Design of Asynchronous Circuits Using Synchronous CAD Tools , 2002, IEEE Des. Test Comput..
[4] Montek Singh,et al. Bottleneck Analysis and Alleviation in Pipelined Systems: A Fast Hierarchical Approach , 2009, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems.
[5] Steven M. Nowick,et al. Asynchronous Design—Part 1: Overview and Recent Advances , 2015, IEEE Design & Test.
[6] Scott A. Brandt,et al. NULL Convention Logic , 1997 .
[7] Peter A. Beerel,et al. Slack matching mode-based asynchronous circuits for average-case performance , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[8] Steve Furber,et al. Principles of Asynchronous Circuit Design: A Systems Perspective , 2010 .
[9] Jie-Hong Roland Jiang,et al. SPOCK: Static performance analysis and deadlock verification for efficient asynchronous circuit synthesis , 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[10] Alain J. Martin,et al. Asynchronous Techniques for System-on-Chip Design , 2006, Proceedings of the IEEE.
[11] Seth Copen Goldstein,et al. Leveraging protocol knowledge in slack matching , 2006, ICCAD.
[12] Mayler G. A. Martins,et al. Semi-custom NCL Design with Commercial EDA Frameworks: Is it Possible? , 2014, 2014 20th IEEE International Symposium on Asynchronous Circuits and Systems.
[13] Matheus T. Moreira,et al. A New CMOS Topology for Low-Voltage Null Convention Logic Gates Design , 2014, 2014 20th IEEE International Symposium on Asynchronous Circuits and Systems.
[14] Peter A. Beerel,et al. Slack matching asynchronous designs , 2006, 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06).
[15] Jie-Hong Roland Jiang,et al. Synthesis of PCHB-WCHB hybrid quasi-delay insensitive circuits , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).
[16] Steven M. Nowick,et al. An efficient algorithm for time separation of events in concurrent systems , 2007, ICCAD 2007.
[17] Peter A. Beerel,et al. Proteus: An ASIC Flow for GHz Asynchronous Designs , 2011, IEEE Design & Test of Computers.
[18] Jan Magott,et al. Performance Evaluation of Concurrent Systems Using Petri Nets , 1984, Inf. Process. Lett..
[19] Luciano Lavagno,et al. Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .
[20] Peter A. Beerel,et al. A Designer's Guide to Asynchronous VLSI , 2010 .
[21] Jie-Hong Roland Jiang,et al. A general framework for efficient performance analysis of acyclic asynchronous pipelines , 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[22] Piyush Prakash,et al. Slack matching quasi delay-insensitive circuits , 2006, 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06).
[23] C. V. Ramamoorthy,et al. Performance Evaluation of Asynchronous Concurrent Systems Using Petri Nets , 1980, IEEE Transactions on Software Engineering.
[24] Mitchell A. Thornton,et al. Uncle - An RTL Approach to Asynchronous Design , 2012, 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems.
[25] Andrew M Lines,et al. Pipelined Asynchronous Circuits , 1998 .